Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
L
linux-davinci
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Redmine
Redmine
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Operations
Operations
Metrics
Environments
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
linux
linux-davinci
Commits
5cfb6956
Commit
5cfb6956
authored
Jun 19, 2008
by
Alex Deucher
Committed by
Dave Airlie
Jun 19, 2008
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
drm/radeon: switch IGP gart to use radeon_write_agp_base()
Signed-off-by:
Dave Airlie
<
airlied@redhat.com
>
parent
7ecabc53
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
4 additions
and
8 deletions
+4
-8
drivers/char/drm/radeon_cp.c
drivers/char/drm/radeon_cp.c
+4
-8
No files found.
drivers/char/drm/radeon_cp.c
View file @
5cfb6956
...
...
@@ -127,6 +127,9 @@ static void radeon_write_agp_base(drm_radeon_private_t *dev_priv, u64 agp_base)
}
else
if
((
dev_priv
->
flags
&
RADEON_FAMILY_MASK
)
>
CHIP_RV515
)
{
R500_WRITE_MCIND
(
R520_MC_AGP_BASE
,
agp_base_lo
);
R500_WRITE_MCIND
(
R520_MC_AGP_BASE_2
,
agp_base_hi
);
}
else
if
((
dev_priv
->
flags
&
RADEON_FAMILY_MASK
)
==
CHIP_RS480
)
{
RADEON_WRITE
(
RADEON_AGP_BASE
,
agp_base_lo
);
RADEON_WRITE
(
RS480_AGP_BASE_2
,
0
);
}
else
{
RADEON_WRITE
(
RADEON_AGP_BASE
,
agp_base_lo
);
if
((
dev_priv
->
flags
&
RADEON_FAMILY_MASK
)
>=
CHIP_R200
)
...
...
@@ -741,14 +744,7 @@ static void radeon_set_igpgart(drm_radeon_private_t * dev_priv, int on)
IGP_WRITE_MCIND
(
RS480_AGP_MODE_CNTL
,
((
1
<<
RS480_REQ_TYPE_SNOOP_SHIFT
)
|
RS480_REQ_TYPE_SNOOP_DIS
));
if
((
dev_priv
->
flags
&
RADEON_FAMILY_MASK
)
==
CHIP_RS690
)
{
IGP_WRITE_MCIND
(
RS690_MC_AGP_BASE
,
(
unsigned
int
)
dev_priv
->
gart_vm_start
);
IGP_WRITE_MCIND
(
RS690_MC_AGP_BASE_2
,
0
);
}
else
{
RADEON_WRITE
(
RADEON_AGP_BASE
,
(
unsigned
int
)
dev_priv
->
gart_vm_start
);
RADEON_WRITE
(
RS480_AGP_BASE_2
,
0
);
}
radeon_write_agp_base
(
dev_priv
,
dev_priv
->
gart_vm_start
);
dev_priv
->
gart_size
=
32
*
1024
*
1024
;
temp
=
(((
dev_priv
->
gart_vm_start
-
1
+
dev_priv
->
gart_size
)
&
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment