Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
L
linux-davinci
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Redmine
Redmine
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Operations
Operations
Metrics
Environments
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
linux
linux-davinci
Commits
52ecde3d
Commit
52ecde3d
authored
Sep 18, 2009
by
Thomas Gleixner
Browse files
Options
Browse Files
Download
Plain Diff
Merge branch 'rt/head' into rt/2.6.31
parents
076be247
82c07cbb
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
10 additions
and
8 deletions
+10
-8
arch/x86/Kconfig
arch/x86/Kconfig
+3
-1
kernel/latencytop.c
kernel/latencytop.c
+7
-7
No files found.
arch/x86/Kconfig
View file @
52ecde3d
...
...
@@ -281,6 +281,7 @@ config X86_X2APIC
config SPARSE_IRQ
bool "Support sparse irq numbering"
depends on PCI_MSI || HT_IRQ
depends on !PREEMPT_RT
---help---
This enables support for sparse irqs. This is useful for distro
kernels that want to define a high CONFIG_NR_CPUS value but still
...
...
@@ -1902,7 +1903,7 @@ config PCI_MMCONFIG
config DMAR
bool "Support for DMA Remapping Devices (EXPERIMENTAL)"
depends on PCI_MSI && ACPI && EXPERIMENTAL
depends on PCI_MSI && ACPI && EXPERIMENTAL
&& !PREEMPT_RT
help
DMA remapping (DMAR) devices support enables independent address
translations for Direct Memory Access (DMA) from devices.
...
...
@@ -1945,6 +1946,7 @@ config DMAR_FLOPPY_WA
config INTR_REMAP
bool "Support for Interrupt Remapping (EXPERIMENTAL)"
depends on X86_64 && X86_IO_APIC && PCI_MSI && ACPI && EXPERIMENTAL
depends on !PREEMPT_RT
---help---
Supports Interrupt remapping for IO-APIC and MSI devices.
To use x2apic mode in the CPU's which support x2APIC enhancements or
...
...
kernel/latencytop.c
View file @
52ecde3d
...
...
@@ -59,7 +59,7 @@
#include <linux/slab.h>
#include <linux/stacktrace.h>
static
DEFINE_SPINLOCK
(
latency_lock
);
static
DEFINE_
ATOMIC_
SPINLOCK
(
latency_lock
);
#define MAXLR 128
static
struct
latency_record
latency_record
[
MAXLR
];
...
...
@@ -73,19 +73,19 @@ void clear_all_latency_tracing(struct task_struct *p)
if
(
!
latencytop_enabled
)
return
;
spin_lock_irqsave
(
&
latency_lock
,
flags
);
atomic_
spin_lock_irqsave
(
&
latency_lock
,
flags
);
memset
(
&
p
->
latency_record
,
0
,
sizeof
(
p
->
latency_record
));
p
->
latency_record_count
=
0
;
spin_unlock_irqrestore
(
&
latency_lock
,
flags
);
atomic_
spin_unlock_irqrestore
(
&
latency_lock
,
flags
);
}
static
void
clear_global_latency_tracing
(
void
)
{
unsigned
long
flags
;
spin_lock_irqsave
(
&
latency_lock
,
flags
);
atomic_
spin_lock_irqsave
(
&
latency_lock
,
flags
);
memset
(
&
latency_record
,
0
,
sizeof
(
latency_record
));
spin_unlock_irqrestore
(
&
latency_lock
,
flags
);
atomic_
spin_unlock_irqrestore
(
&
latency_lock
,
flags
);
}
static
void
__sched
...
...
@@ -191,7 +191,7 @@ __account_scheduler_latency(struct task_struct *tsk, int usecs, int inter)
lat
.
max
=
usecs
;
store_stacktrace
(
tsk
,
&
lat
);
spin_lock_irqsave
(
&
latency_lock
,
flags
);
atomic_
spin_lock_irqsave
(
&
latency_lock
,
flags
);
account_global_scheduler_latency
(
tsk
,
&
lat
);
...
...
@@ -233,7 +233,7 @@ __account_scheduler_latency(struct task_struct *tsk, int usecs, int inter)
memcpy
(
&
tsk
->
latency_record
[
i
],
&
lat
,
sizeof
(
struct
latency_record
));
out_unlock:
spin_unlock_irqrestore
(
&
latency_lock
,
flags
);
atomic_
spin_unlock_irqrestore
(
&
latency_lock
,
flags
);
}
static
int
lstats_show
(
struct
seq_file
*
m
,
void
*
v
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment