Commit 0905780a authored by Maciej W. Rozycki's avatar Maciej W. Rozycki Committed by Ralf Baechle

[MIPS] zs.c: Resurrect the deceased zs.c for now.

Not that it's meant to be sustained for long, but from time to time it's
useful to have some console...
Signed-off-by: default avatarMaciej W. Rozycki <macro@linux-mips.org>
Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent e0c9b797
This diff is collapsed.
...@@ -6,14 +6,14 @@ ...@@ -6,14 +6,14 @@
* *
* Copyright (C) 1996 Paul Mackerras (Paul.Mackerras@cs.anu.edu.au) * Copyright (C) 1996 Paul Mackerras (Paul.Mackerras@cs.anu.edu.au)
* Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu) * Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
* Copyright (C) 2004 Maciej W. Rozycki * Copyright (C) 2004, 2005 Maciej W. Rozycki
*/ */
#ifndef _DECSERIAL_H #ifndef _DECSERIAL_H
#define _DECSERIAL_H #define _DECSERIAL_H
#include <asm/dec/serial.h> #include <asm/dec/serial.h>
#define NUM_ZSREGS 16 #define NUM_ZSREGS 16
struct serial_struct { struct serial_struct {
int type; int type;
...@@ -139,8 +139,7 @@ struct dec_serial { ...@@ -139,8 +139,7 @@ struct dec_serial {
int xmit_head; int xmit_head;
int xmit_tail; int xmit_tail;
int xmit_cnt; int xmit_cnt;
struct tq_struct tqueue; struct tasklet_struct tlet;
struct tq_struct tqueue_hangup;
wait_queue_head_t open_wait; wait_queue_head_t open_wait;
wait_queue_head_t close_wait; wait_queue_head_t close_wait;
}; };
...@@ -282,7 +281,7 @@ struct dec_serial { ...@@ -282,7 +281,7 @@ struct dec_serial {
#define DLC 4 /* Disable Lower Chain */ #define DLC 4 /* Disable Lower Chain */
#define MIE 8 /* Master Interrupt Enable */ #define MIE 8 /* Master Interrupt Enable */
#define STATHI 0x10 /* Status high */ #define STATHI 0x10 /* Status high */
#define SOFTACK 0x20 /* Software Interrupt Acknowledge */ #define SOFTACK 0x20 /* Software Interrupt Acknowledge */
#define NORESET 0 /* No reset on write to R9 */ #define NORESET 0 /* No reset on write to R9 */
#define CHRB 0x40 /* Reset channel B */ #define CHRB 0x40 /* Reset channel B */
#define CHRA 0x80 /* Reset channel A */ #define CHRA 0x80 /* Reset channel A */
...@@ -395,8 +394,8 @@ struct dec_serial { ...@@ -395,8 +394,8 @@ struct dec_serial {
/* Read Register 15 (value of WR 15) */ /* Read Register 15 (value of WR 15) */
/* Misc macros */ /* Misc macros */
#define ZS_CLEARERR(channel) (write_zsreg(channel, 0, ERR_RES)) #define ZS_CLEARERR(channel) (write_zsreg(channel, 0, ERR_RES))
#define ZS_CLEARFIFO(channel) do { volatile unsigned char garbage; \ #define ZS_CLEARFIFO(channel) do { volatile unsigned char garbage; \
garbage = read_zsdata(channel); \ garbage = read_zsdata(channel); \
garbage = read_zsdata(channel); \ garbage = read_zsdata(channel); \
garbage = read_zsdata(channel); \ garbage = read_zsdata(channel); \
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment