Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
L
linux-davinci
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Redmine
Redmine
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Operations
Operations
Metrics
Environments
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
linux
linux-davinci
Commits
fe56b954
Commit
fe56b954
authored
Aug 06, 2007
by
Ralf Baechle
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[MIPS] SMTC: Move MIPS_CPU_IPI_IRQ definition into header.
Signed-off-by:
Ralf Baechle
<
ralf@linux-mips.org
>
parent
45a98eb2
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
10 additions
and
2 deletions
+10
-2
arch/mips/kernel/smtc.c
arch/mips/kernel/smtc.c
+0
-2
include/asm-mips/smtc.h
include/asm-mips/smtc.h
+10
-0
No files found.
arch/mips/kernel/smtc.c
View file @
fe56b954
...
@@ -28,8 +28,6 @@
...
@@ -28,8 +28,6 @@
* This file should be built into the kernel only if CONFIG_MIPS_MT_SMTC is set.
* This file should be built into the kernel only if CONFIG_MIPS_MT_SMTC is set.
*/
*/
#define MIPS_CPU_IPI_IRQ 1
#define LOCK_MT_PRA() \
#define LOCK_MT_PRA() \
local_irq_save(flags); \
local_irq_save(flags); \
mtflags = dmt()
mtflags = dmt()
...
...
include/asm-mips/smtc.h
View file @
fe56b954
...
@@ -55,4 +55,14 @@ extern void smtc_boot_secondary(int cpu, struct task_struct *t);
...
@@ -55,4 +55,14 @@ extern void smtc_boot_secondary(int cpu, struct task_struct *t);
#define PARKED_INDEX ((unsigned int)0x80000000)
#define PARKED_INDEX ((unsigned int)0x80000000)
/*
* Define low-level interrupt mask for IPIs, if necessary.
* By default, use SW interrupt 1, which requires no external
* hardware support, but which works only for single-core
* MIPS MT systems.
*/
#ifndef MIPS_CPU_IPI_IRQ
#define MIPS_CPU_IPI_IRQ 1
#endif
#endif
/* _ASM_SMTC_MT_H */
#endif
/* _ASM_SMTC_MT_H */
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment