Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
L
linux-davinci
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Redmine
Redmine
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Operations
Operations
Metrics
Environments
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
linux
linux-davinci
Commits
f858abbe
Commit
f858abbe
authored
Mar 06, 2009
by
Paul Mundt
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
sh: multiple vectors per irq - sh7206.
Signed-off-by:
Paul Mundt
<
lethal@linux-sh.org
>
parent
d55eedd5
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
58 additions
and
96 deletions
+58
-96
arch/sh/kernel/cpu/sh2a/setup-sh7206.c
arch/sh/kernel/cpu/sh2a/setup-sh7206.c
+58
-96
No files found.
arch/sh/kernel/cpu/sh2a/setup-sh7206.c
View file @
f858abbe
...
...
@@ -2,6 +2,7 @@
* SH7206 Setup
*
* Copyright (C) 2006 Yoshinori Sato
* Copyright (C) 2009 Paul Mundt
*
* This file is subject to the terms and conditions of the GNU General Public
* License. See the file "COPYING" in the main directory of this archive
...
...
@@ -19,34 +20,23 @@ enum {
IRQ0
,
IRQ1
,
IRQ2
,
IRQ3
,
IRQ4
,
IRQ5
,
IRQ6
,
IRQ7
,
PINT0
,
PINT1
,
PINT2
,
PINT3
,
PINT4
,
PINT5
,
PINT6
,
PINT7
,
ADC_ADI0
,
ADC_ADI1
,
DMAC0_DEI
,
DMAC0_HEI
,
DMAC1_DEI
,
DMAC1_HEI
,
DMAC2_DEI
,
DMAC2_HEI
,
DMAC3_DEI
,
DMAC3_HEI
,
DMAC4_DEI
,
DMAC4_HEI
,
DMAC5_DEI
,
DMAC5_HEI
,
DMAC6_DEI
,
DMAC6_HEI
,
DMAC7_DEI
,
DMAC7_HEI
,
DMAC0
,
DMAC1
,
DMAC2
,
DMAC3
,
DMAC4
,
DMAC5
,
DMAC6
,
DMAC7
,
MTU0_ABCD
,
MTU0_VEF
,
MTU1_AB
,
MTU1_VU
,
MTU2_AB
,
MTU2_VU
,
MTU3_ABCD
,
MTU4_ABCD
,
MTU5
,
POE2_12
,
MTU3S_ABCD
,
MTU4S_ABCD
,
MTU5S
,
IIC3
,
CMT0
,
CMT1
,
BSC
,
WDT
,
MTU2_TGI0A
,
MTU2_TGI0B
,
MTU2_TGI0C
,
MTU2_TGI0D
,
MTU2_TCI0V
,
MTU2_TGI0E
,
MTU2_TGI0F
,
MTU2_TGI1A
,
MTU2_TGI1B
,
MTU2_TCI1V
,
MTU2_TCI1U
,
MTU2_TGI2A
,
MTU2_TGI2B
,
MTU2_TCI2V
,
MTU2_TCI2U
,
MTU2_TGI3A
,
MTU2_TGI3B
,
MTU2_TGI3C
,
MTU2_TGI3D
,
MTU2_TCI3V
,
MTU2_TGI4A
,
MTU2_TGI4B
,
MTU2_TGI4C
,
MTU2_TGI4D
,
MTU2_TCI4V
,
MTU2_TGI5U
,
MTU2_TGI5V
,
MTU2_TGI5W
,
POE2_OEI1
,
POE2_OEI2
,
MTU2S_TGI3A
,
MTU2S_TGI3B
,
MTU2S_TGI3C
,
MTU2S_TGI3D
,
MTU2S_TCI3V
,
MTU2S_TGI4A
,
MTU2S_TGI4B
,
MTU2S_TGI4C
,
MTU2S_TGI4D
,
MTU2S_TCI4V
,
MTU2S_TGI5U
,
MTU2S_TGI5V
,
MTU2S_TGI5W
,
MTU2_TCI3V
,
MTU2_TCI4V
,
MTU2S_TCI3V
,
MTU2S_TCI4V
,
POE2_OEI3
,
IIC3_STPI
,
IIC3_NAKI
,
IIC3_RXI
,
IIC3_TXI
,
IIC3_TEI
,
SCIF0_BRI
,
SCIF0_ERI
,
SCIF0_RXI
,
SCIF0_TXI
,
SCIF1_BRI
,
SCIF1_ERI
,
SCIF1_RXI
,
SCIF1_TXI
,
SCIF2_BRI
,
SCIF2_ERI
,
SCIF2_RXI
,
SCIF2_TXI
,
SCIF3_BRI
,
SCIF3_ERI
,
SCIF3_RXI
,
SCIF3_TXI
,
SCIF0
,
SCIF1
,
SCIF2
,
SCIF3
,
/* interrupt groups */
PINT
,
DMAC0
,
DMAC1
,
DMAC2
,
DMAC3
,
DMAC4
,
DMAC5
,
DMAC6
,
DMAC7
,
MTU0_ABCD
,
MTU0_VEF
,
MTU1_AB
,
MTU1_VU
,
MTU2_AB
,
MTU2_VU
,
MTU3_ABCD
,
MTU4_ABCD
,
MTU5
,
POE2_12
,
MTU3S_ABCD
,
MTU4S_ABCD
,
MTU5S
,
IIC3
,
SCIF0
,
SCIF1
,
SCIF2
,
SCIF3
,
PINT
,
};
static
struct
intc_vect
vectors
[]
__initdata
=
{
...
...
@@ -59,86 +49,58 @@ static struct intc_vect vectors[] __initdata = {
INTC_IRQ
(
PINT4
,
84
),
INTC_IRQ
(
PINT5
,
85
),
INTC_IRQ
(
PINT6
,
86
),
INTC_IRQ
(
PINT7
,
87
),
INTC_IRQ
(
ADC_ADI0
,
92
),
INTC_IRQ
(
ADC_ADI1
,
96
),
INTC_IRQ
(
DMAC0
_DEI
,
108
),
INTC_IRQ
(
DMAC0_HEI
,
109
),
INTC_IRQ
(
DMAC1
_DEI
,
112
),
INTC_IRQ
(
DMAC1_HEI
,
113
),
INTC_IRQ
(
DMAC2
_DEI
,
116
),
INTC_IRQ
(
DMAC2_HEI
,
117
),
INTC_IRQ
(
DMAC3
_DEI
,
120
),
INTC_IRQ
(
DMAC3_HEI
,
121
),
INTC_IRQ
(
DMAC4
_DEI
,
124
),
INTC_IRQ
(
DMAC4_HEI
,
125
),
INTC_IRQ
(
DMAC5
_DEI
,
128
),
INTC_IRQ
(
DMAC5_HEI
,
129
),
INTC_IRQ
(
DMAC6
_DEI
,
132
),
INTC_IRQ
(
DMAC6_HEI
,
133
),
INTC_IRQ
(
DMAC7
_DEI
,
136
),
INTC_IRQ
(
DMAC7_HEI
,
137
),
INTC_IRQ
(
DMAC0
,
108
),
INTC_IRQ
(
DMAC0
,
109
),
INTC_IRQ
(
DMAC1
,
112
),
INTC_IRQ
(
DMAC1
,
113
),
INTC_IRQ
(
DMAC2
,
116
),
INTC_IRQ
(
DMAC2
,
117
),
INTC_IRQ
(
DMAC3
,
120
),
INTC_IRQ
(
DMAC3
,
121
),
INTC_IRQ
(
DMAC4
,
124
),
INTC_IRQ
(
DMAC4
,
125
),
INTC_IRQ
(
DMAC5
,
128
),
INTC_IRQ
(
DMAC5
,
129
),
INTC_IRQ
(
DMAC6
,
132
),
INTC_IRQ
(
DMAC6
,
133
),
INTC_IRQ
(
DMAC7
,
136
),
INTC_IRQ
(
DMAC7
,
137
),
INTC_IRQ
(
CMT0
,
140
),
INTC_IRQ
(
CMT1
,
144
),
INTC_IRQ
(
BSC
,
148
),
INTC_IRQ
(
WDT
,
152
),
INTC_IRQ
(
MTU
2_TGI0A
,
156
),
INTC_IRQ
(
MTU2_TGI0B
,
157
),
INTC_IRQ
(
MTU
2_TGI0C
,
158
),
INTC_IRQ
(
MTU2_TGI0
D
,
159
),
INTC_IRQ
(
MTU
2_TCI0V
,
160
),
INTC_IRQ
(
MTU
2_TGI0E
,
161
),
INTC_IRQ
(
MTU2_TGI0
F
,
162
),
INTC_IRQ
(
MTU
2_TGI1A
,
164
),
INTC_IRQ
(
MTU2_TGI1
B
,
165
),
INTC_IRQ
(
MTU
2_TCI1V
,
168
),
INTC_IRQ
(
MTU2_TCI1
U
,
169
),
INTC_IRQ
(
MTU2_
TGI2A
,
172
),
INTC_IRQ
(
MTU2_TGI2
B
,
173
),
INTC_IRQ
(
MTU2_
TCI2V
,
176
),
INTC_IRQ
(
MTU2_TCI2
U
,
177
),
INTC_IRQ
(
MTU
2_TGI3A
,
180
),
INTC_IRQ
(
MTU2_TGI3B
,
181
),
INTC_IRQ
(
MTU
2_TGI3C
,
182
),
INTC_IRQ
(
MTU2_TGI3
D
,
183
),
INTC_IRQ
(
MTU
0_ABCD
,
156
),
INTC_IRQ
(
MTU0_ABCD
,
157
),
INTC_IRQ
(
MTU
0_ABCD
,
158
),
INTC_IRQ
(
MTU0_ABC
D
,
159
),
INTC_IRQ
(
MTU
0_VEF
,
160
),
INTC_IRQ
(
MTU0_VEF
,
161
),
INTC_IRQ
(
MTU
0_VE
F
,
162
),
INTC_IRQ
(
MTU
1_AB
,
164
),
INTC_IRQ
(
MTU1_A
B
,
165
),
INTC_IRQ
(
MTU
1_VU
,
168
),
INTC_IRQ
(
MTU1_V
U
,
169
),
INTC_IRQ
(
MTU2_
AB
,
172
),
INTC_IRQ
(
MTU2_A
B
,
173
),
INTC_IRQ
(
MTU2_
VU
,
176
),
INTC_IRQ
(
MTU2_V
U
,
177
),
INTC_IRQ
(
MTU
3_ABCD
,
180
),
INTC_IRQ
(
MTU3_ABCD
,
181
),
INTC_IRQ
(
MTU
3_ABCD
,
182
),
INTC_IRQ
(
MTU3_ABC
D
,
183
),
INTC_IRQ
(
MTU2_TCI3V
,
184
),
INTC_IRQ
(
MTU
2_TGI4A
,
188
),
INTC_IRQ
(
MTU2_TGI4B
,
189
),
INTC_IRQ
(
MTU
2_TGI4C
,
190
),
INTC_IRQ
(
MTU2_TGI4
D
,
191
),
INTC_IRQ
(
MTU
4_ABCD
,
188
),
INTC_IRQ
(
MTU4_ABCD
,
189
),
INTC_IRQ
(
MTU
4_ABCD
,
190
),
INTC_IRQ
(
MTU4_ABC
D
,
191
),
INTC_IRQ
(
MTU2_TCI4V
,
192
),
INTC_IRQ
(
MTU
2_TGI5U
,
196
),
INTC_IRQ
(
MTU2_TGI5V
,
197
),
INTC_IRQ
(
MTU
2_TGI5W
,
198
),
INTC_IRQ
(
POE2_
OEI1
,
200
),
INTC_IRQ
(
POE2_OEI
2
,
201
),
INTC_IRQ
(
MTU
2S_TGI3A
,
204
),
INTC_IRQ
(
MTU2S_TGI3B
,
205
),
INTC_IRQ
(
MTU
2S_TGI3C
,
206
),
INTC_IRQ
(
MTU2S_TGI3
D
,
207
),
INTC_IRQ
(
MTU
5
,
196
),
INTC_IRQ
(
MTU5
,
197
),
INTC_IRQ
(
MTU
5
,
198
),
INTC_IRQ
(
POE2_
12
,
200
),
INTC_IRQ
(
POE2_1
2
,
201
),
INTC_IRQ
(
MTU
3S_ABCD
,
204
),
INTC_IRQ
(
MTU3S_ABCD
,
205
),
INTC_IRQ
(
MTU
3S_ABCD
,
206
),
INTC_IRQ
(
MTU3S_ABC
D
,
207
),
INTC_IRQ
(
MTU2S_TCI3V
,
208
),
INTC_IRQ
(
MTU
2S_TGI4A
,
212
),
INTC_IRQ
(
MTU2S_TGI4B
,
213
),
INTC_IRQ
(
MTU
2S_TGI4C
,
214
),
INTC_IRQ
(
MTU2S_TGI4
D
,
215
),
INTC_IRQ
(
MTU
4S_ABCD
,
212
),
INTC_IRQ
(
MTU4S_ABCD
,
213
),
INTC_IRQ
(
MTU
4S_ABCD
,
214
),
INTC_IRQ
(
MTU4S_ABC
D
,
215
),
INTC_IRQ
(
MTU2S_TCI4V
,
216
),
INTC_IRQ
(
MTU
2S_TGI5U
,
220
),
INTC_IRQ
(
MTU2S_TGI5V
,
221
),
INTC_IRQ
(
MTU
2S_TGI5W
,
222
),
INTC_IRQ
(
MTU
5S
,
220
),
INTC_IRQ
(
MTU5S
,
221
),
INTC_IRQ
(
MTU
5S
,
222
),
INTC_IRQ
(
POE2_OEI3
,
224
),
INTC_IRQ
(
IIC3
_STPI
,
228
),
INTC_IRQ
(
IIC3_NAKI
,
229
),
INTC_IRQ
(
IIC3
_RXI
,
230
),
INTC_IRQ
(
IIC3_TXI
,
231
),
INTC_IRQ
(
IIC3
_TEI
,
232
),
INTC_IRQ
(
SCIF0
_BRI
,
240
),
INTC_IRQ
(
SCIF0_ERI
,
241
),
INTC_IRQ
(
SCIF0
_RXI
,
242
),
INTC_IRQ
(
SCIF0_TXI
,
243
),
INTC_IRQ
(
SCIF1
_BRI
,
244
),
INTC_IRQ
(
SCIF1_ERI
,
245
),
INTC_IRQ
(
SCIF1
_RXI
,
246
),
INTC_IRQ
(
SCIF1_TXI
,
247
),
INTC_IRQ
(
SCIF2
_BRI
,
248
),
INTC_IRQ
(
SCIF2_ERI
,
249
),
INTC_IRQ
(
SCIF2
_RXI
,
250
),
INTC_IRQ
(
SCIF2_TXI
,
251
),
INTC_IRQ
(
SCIF3
_BRI
,
252
),
INTC_IRQ
(
SCIF3_ERI
,
253
),
INTC_IRQ
(
SCIF3
_RXI
,
254
),
INTC_IRQ
(
SCIF3_TXI
,
255
),
INTC_IRQ
(
IIC3
,
228
),
INTC_IRQ
(
IIC3
,
229
),
INTC_IRQ
(
IIC3
,
230
),
INTC_IRQ
(
IIC3
,
231
),
INTC_IRQ
(
IIC3
,
232
),
INTC_IRQ
(
SCIF0
,
240
),
INTC_IRQ
(
SCIF0
,
241
),
INTC_IRQ
(
SCIF0
,
242
),
INTC_IRQ
(
SCIF0
,
243
),
INTC_IRQ
(
SCIF1
,
244
),
INTC_IRQ
(
SCIF1
,
245
),
INTC_IRQ
(
SCIF1
,
246
),
INTC_IRQ
(
SCIF1
,
247
),
INTC_IRQ
(
SCIF2
,
248
),
INTC_IRQ
(
SCIF2
,
249
),
INTC_IRQ
(
SCIF2
,
250
),
INTC_IRQ
(
SCIF2
,
251
),
INTC_IRQ
(
SCIF3
,
252
),
INTC_IRQ
(
SCIF3
,
253
),
INTC_IRQ
(
SCIF3
,
254
),
INTC_IRQ
(
SCIF3
,
255
),
};
static
struct
intc_group
groups
[]
__initdata
=
{
INTC_GROUP
(
PINT
,
PINT0
,
PINT1
,
PINT2
,
PINT3
,
PINT4
,
PINT5
,
PINT6
,
PINT7
),
INTC_GROUP
(
DMAC0
,
DMAC0_DEI
,
DMAC0_HEI
),
INTC_GROUP
(
DMAC1
,
DMAC1_DEI
,
DMAC1_HEI
),
INTC_GROUP
(
DMAC2
,
DMAC2_DEI
,
DMAC2_HEI
),
INTC_GROUP
(
DMAC3
,
DMAC3_DEI
,
DMAC3_HEI
),
INTC_GROUP
(
DMAC4
,
DMAC4_DEI
,
DMAC4_HEI
),
INTC_GROUP
(
DMAC5
,
DMAC5_DEI
,
DMAC5_HEI
),
INTC_GROUP
(
DMAC6
,
DMAC6_DEI
,
DMAC6_HEI
),
INTC_GROUP
(
DMAC7
,
DMAC7_DEI
,
DMAC7_HEI
),
INTC_GROUP
(
MTU0_ABCD
,
MTU2_TGI0A
,
MTU2_TGI0B
,
MTU2_TGI0C
,
MTU2_TGI0D
),
INTC_GROUP
(
MTU0_VEF
,
MTU2_TCI0V
,
MTU2_TGI0E
,
MTU2_TGI0F
),
INTC_GROUP
(
MTU1_AB
,
MTU2_TGI1A
,
MTU2_TGI1B
),
INTC_GROUP
(
MTU1_VU
,
MTU2_TCI1V
,
MTU2_TCI1U
),
INTC_GROUP
(
MTU2_AB
,
MTU2_TGI2A
,
MTU2_TGI2B
),
INTC_GROUP
(
MTU2_VU
,
MTU2_TCI2V
,
MTU2_TCI2U
),
INTC_GROUP
(
MTU3_ABCD
,
MTU2_TGI3A
,
MTU2_TGI3B
,
MTU2_TGI3C
,
MTU2_TGI3D
),
INTC_GROUP
(
MTU4_ABCD
,
MTU2_TGI4A
,
MTU2_TGI4B
,
MTU2_TGI4C
,
MTU2_TGI4D
),
INTC_GROUP
(
MTU5
,
MTU2_TGI5U
,
MTU2_TGI5V
,
MTU2_TGI5W
),
INTC_GROUP
(
POE2_12
,
POE2_OEI1
,
POE2_OEI2
),
INTC_GROUP
(
MTU3S_ABCD
,
MTU2S_TGI3A
,
MTU2S_TGI3B
,
MTU2S_TGI3C
,
MTU2S_TGI3D
),
INTC_GROUP
(
MTU4S_ABCD
,
MTU2S_TGI4A
,
MTU2S_TGI4B
,
MTU2S_TGI4C
,
MTU2S_TGI4D
),
INTC_GROUP
(
MTU5S
,
MTU2S_TGI5U
,
MTU2S_TGI5V
,
MTU2S_TGI5W
),
INTC_GROUP
(
IIC3
,
IIC3_STPI
,
IIC3_NAKI
,
IIC3_RXI
,
IIC3_TXI
,
IIC3_TEI
),
INTC_GROUP
(
SCIF0
,
SCIF0_BRI
,
SCIF0_ERI
,
SCIF0_RXI
,
SCIF0_TXI
),
INTC_GROUP
(
SCIF1
,
SCIF1_BRI
,
SCIF1_ERI
,
SCIF1_RXI
,
SCIF1_TXI
),
INTC_GROUP
(
SCIF2
,
SCIF2_BRI
,
SCIF2_ERI
,
SCIF2_RXI
,
SCIF2_TXI
),
INTC_GROUP
(
SCIF3
,
SCIF3_BRI
,
SCIF3_ERI
,
SCIF3_RXI
,
SCIF3_TXI
),
};
static
struct
intc_prio_reg
prio_registers
[]
__initdata
=
{
...
...
@@ -174,22 +136,22 @@ static struct plat_sci_port sci_platform_data[] = {
.
mapbase
=
0xfffe8000
,
.
flags
=
UPF_BOOT_AUTOCONF
,
.
type
=
PORT_SCIF
,
.
irqs
=
{
241
,
242
,
243
,
240
},
.
irqs
=
{
240
,
240
,
240
,
240
},
},
{
.
mapbase
=
0xfffe8800
,
.
flags
=
UPF_BOOT_AUTOCONF
,
.
type
=
PORT_SCIF
,
.
irqs
=
{
245
,
246
,
247
,
244
},
.
irqs
=
{
244
,
244
,
244
,
244
},
},
{
.
mapbase
=
0xfffe9000
,
.
flags
=
UPF_BOOT_AUTOCONF
,
.
type
=
PORT_SCIF
,
.
irqs
=
{
249
,
250
,
251
,
248
},
.
irqs
=
{
248
,
248
,
248
,
248
},
},
{
.
mapbase
=
0xfffe9800
,
.
flags
=
UPF_BOOT_AUTOCONF
,
.
type
=
PORT_SCIF
,
.
irqs
=
{
253
,
254
,
255
,
252
},
.
irqs
=
{
252
,
252
,
252
,
252
},
},
{
.
flags
=
0
,
}
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment