Commit ed160672 authored by Sandeep Paulraj's avatar Sandeep Paulraj Committed by Kevin Hilman

DaVinci: DM365: Correct USB parent clock

The parent clock for the USB source clock is actually PLL1 aux clock,
not PLL2 sysclk1.
Signed-off-by: default avatarSandeep Paulraj <s-paulraj@ti.com>
Signed-off-by: default avatarKevin Hilman <khilman@deeprootsystems.com>
parent eb5ba378
...@@ -369,7 +369,7 @@ static struct clk timer3_clk = { ...@@ -369,7 +369,7 @@ static struct clk timer3_clk = {
static struct clk usb_clk = { static struct clk usb_clk = {
.name = "usb", .name = "usb",
.parent = &pll2_sysclk1, .parent = &pll1_aux_clk,
.lpsc = DAVINCI_LPSC_USB, .lpsc = DAVINCI_LPSC_USB,
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment