Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
L
linux-davinci
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Redmine
Redmine
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Operations
Operations
Metrics
Environments
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
linux
linux-davinci
Commits
c17e1a1c
Commit
c17e1a1c
authored
Apr 23, 2010
by
Michal Simek
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
microblaze: Fix typo fault in cache code
Copy & paste error. Signed-off-by:
Michal Simek
<
monstr@monstr.eu
>
parent
f1525765
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
5 additions
and
5 deletions
+5
-5
arch/microblaze/kernel/cpu/cache.c
arch/microblaze/kernel/cpu/cache.c
+5
-5
No files found.
arch/microblaze/kernel/cpu/cache.c
View file @
c17e1a1c
...
...
@@ -393,7 +393,7 @@ static void __invalidate_dcache_range_wb(unsigned long start,
#ifdef ASM_LOOP
CACHE_RANGE_LOOP_2
(
start
,
end
,
cpuinfo
.
dcache_line_length
,
wdc
.
clear
);
#else
for
(
i
=
start
;
i
<
end
;
i
+=
cpuinfo
.
i
cache_line_length
)
for
(
i
=
start
;
i
<
end
;
i
+=
cpuinfo
.
d
cache_line_length
)
__asm__
__volatile__
(
"wdc.clear %0, r0;"
\
:
:
"r"
(
i
));
#endif
...
...
@@ -413,7 +413,7 @@ static void __invalidate_dcache_range_nomsr_wt(unsigned long start,
#ifdef ASM_LOOP
CACHE_RANGE_LOOP_1
(
start
,
end
,
cpuinfo
.
dcache_line_length
,
wdc
);
#else
for
(
i
=
start
;
i
<
end
;
i
+=
cpuinfo
.
i
cache_line_length
)
for
(
i
=
start
;
i
<
end
;
i
+=
cpuinfo
.
d
cache_line_length
)
__asm__
__volatile__
(
"wdc %0, r0;"
\
:
:
"r"
(
i
));
#endif
...
...
@@ -437,7 +437,7 @@ static void __invalidate_dcache_range_msr_irq_wt(unsigned long start,
#ifdef ASM_LOOP
CACHE_RANGE_LOOP_1
(
start
,
end
,
cpuinfo
.
dcache_line_length
,
wdc
);
#else
for
(
i
=
start
;
i
<
end
;
i
+=
cpuinfo
.
i
cache_line_length
)
for
(
i
=
start
;
i
<
end
;
i
+=
cpuinfo
.
d
cache_line_length
)
__asm__
__volatile__
(
"wdc %0, r0;"
\
:
:
"r"
(
i
));
#endif
...
...
@@ -465,7 +465,7 @@ static void __invalidate_dcache_range_nomsr_irq(unsigned long start,
#ifdef ASM_LOOP
CACHE_RANGE_LOOP_1
(
start
,
end
,
cpuinfo
.
dcache_line_length
,
wdc
);
#else
for
(
i
=
start
;
i
<
end
;
i
+=
cpuinfo
.
i
cache_line_length
)
for
(
i
=
start
;
i
<
end
;
i
+=
cpuinfo
.
d
cache_line_length
)
__asm__
__volatile__
(
"wdc %0, r0;"
\
:
:
"r"
(
i
));
#endif
...
...
@@ -504,7 +504,7 @@ static void __flush_dcache_range_wb(unsigned long start, unsigned long end)
#ifdef ASM_LOOP
CACHE_RANGE_LOOP_2
(
start
,
end
,
cpuinfo
.
dcache_line_length
,
wdc
.
flush
);
#else
for
(
i
=
start
;
i
<
end
;
i
+=
cpuinfo
.
i
cache_line_length
)
for
(
i
=
start
;
i
<
end
;
i
+=
cpuinfo
.
d
cache_line_length
)
__asm__
__volatile__
(
"wdc.flush %0, r0;"
\
:
:
"r"
(
i
));
#endif
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment