Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
L
linux-davinci
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Redmine
Redmine
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Operations
Operations
Metrics
Environments
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
linux
linux-davinci
Commits
c0acca67
Commit
c0acca67
authored
Nov 10, 2007
by
Paul Mundt
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
sh:
SH-5
also uses the ASID cache.
Signed-off-by:
Paul Mundt
<
lethal@linux-sh.org
>
parent
48b22cf9
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
6 deletions
+2
-6
include/asm-sh/processor_64.h
include/asm-sh/processor_64.h
+2
-6
No files found.
include/asm-sh/processor_64.h
View file @
c0acca67
...
...
@@ -54,18 +54,14 @@ struct tlb_info {
struct
sh_cpuinfo
{
enum
cpu_type
type
;
unsigned
long
loops_per_jiffy
;
unsigned
long
asid_cache
;
char
hard_math
;
unsigned
long
*
pgd_quick
;
unsigned
long
*
pmd_quick
;
unsigned
long
*
pte_quick
;
unsigned
long
pgtable_cache_sz
;
unsigned
int
cpu_clock
,
master_clock
,
bus_clock
,
module_clock
;
/* Cache info */
struct
cache_info
icache
;
struct
cache_info
dcache
;
struct
cache_info
scache
;
/* TLB info */
struct
tlb_info
itlb
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment