Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
L
linux-davinci
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Redmine
Redmine
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Operations
Operations
Metrics
Environments
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
linux
linux-davinci
Commits
a26ea684
Commit
a26ea684
authored
May 18, 2007
by
Kevin Hilman
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
ARM: DaVinci: upgrade entry-macros for newer kernel
Signed-off-by:
Kevin Hilman
<
khilman@mvista.com
>
parent
4998aba7
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
15 additions
and
15 deletions
+15
-15
include/asm-arm/arch-davinci/entry-macro.S
include/asm-arm/arch-davinci/entry-macro.S
+15
-15
No files found.
include/asm-arm/arch-davinci/entry-macro.S
View file @
a26ea684
/*
*
include
/
asm
-
arm
/
arch
-
davinci
/
entry
-
macro
.
S
*
*
Low
-
level
IRQ
helper
macros
for
TI
DaVinci
-
based
platforms
*
*
This
file
is
licensed
under
the
terms
of
the
GNU
General
Public
*
License
version
2
.
This
program
is
licensed
"as is"
without
any
*
warranty
of
any
kind
,
whether
express
or
implied
.
*
Author
:
Kevin
Hilman
,
MontaVista
Software
,
Inc
.
<
source
@
mvista
.
com
>
*
*
2007
(
c
)
MontaVista
Software
,
Inc
.
This
file
is
licensed
under
*
the
terms
of
the
GNU
General
Public
License
version
2
.
This
program
*
is
licensed
"as is"
without
any
warranty
of
any
kind
,
whether
express
*
or
implied
.
*/
#include <asm/hardware.h>
#include <asm/arch/io.h>
#include <asm/arch/irqs.h>
.
macro
disable_fiq
.
endm
.
macro
get_irqnr_and_base
,
irqnr
,
irqstat
,
base
,
tmp
/
*
GIVEN
:
*
EABASE
=
0
...
so
IRQNR
=
(
IRQENTRY
/
4
)
-
1
*
RETURN
:
*
irqnr
:
Interrupt
number
.
Zero
corresponds
*
to
bit
0
of
the
status
register
*
irqstat
,
base
,
and
tmp
may
be
considered
*
as
scratch
registers
*
Z
conditions
means
no
outstanding
interrupt
*/
.
macro
get_irqnr_preamble
,
base
,
tmp
ldr
\
base
,
=
IO_ADDRESS
(
DAVINCI_ARM_INTC_BASE
)
.
endm
.
macro
arch_ret_to_user
,
tmp1
,
tmp2
.
endm
.
macro
get_irqnr_and_base
,
irqnr
,
irqstat
,
base
,
tmp
ldr
\
tmp
,
[
\
base
,
#
0x14
]
mov
\
tmp
,
\
tmp
,
lsr
#
2
sub
\
irqnr
,
\
tmp
,
#
1
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment