Commit 9e6782a4 authored by Paul Walmsley's avatar Paul Walmsley Committed by Tony Lindgren

OMAP3 IRQ: add some missing IRQs for secure peripherals

Add in some missing IRQs for secure peripherals, defined in
OMAP34xx Multimedia High Security Device Silicon Revision 3.0 Security
Addendum Version B (SWPU119B)
Signed-off-by: default avatarPaul Walmsley <paul@pwsan.com>
Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
parent 9fe6b6cf
...@@ -299,7 +299,9 @@ ...@@ -299,7 +299,9 @@
#define INT_34XX_ST_MCBSP2_IRQ 4 #define INT_34XX_ST_MCBSP2_IRQ 4
#define INT_34XX_ST_MCBSP3_IRQ 5 #define INT_34XX_ST_MCBSP3_IRQ 5
#define INT_34XX_SSM_ABORT_IRQ 6
#define INT_34XX_SYS_NIRQ 7 #define INT_34XX_SYS_NIRQ 7
#define INT_34XX_D2D_FW_IRQ 8
#define INT_34XX_PRCM_MPU_IRQ 11 #define INT_34XX_PRCM_MPU_IRQ 11
#define INT_34XX_MCBSP1_IRQ 16 #define INT_34XX_MCBSP1_IRQ 16
#define INT_34XX_MCBSP2_IRQ 17 #define INT_34XX_MCBSP2_IRQ 17
...@@ -316,11 +318,17 @@ ...@@ -316,11 +318,17 @@
#define INT_34XX_USIM_IRQ 35 #define INT_34XX_USIM_IRQ 35
#define INT_34XX_WDT3_IRQ 36 #define INT_34XX_WDT3_IRQ 36
#define INT_34XX_SPI4_IRQ 48 #define INT_34XX_SPI4_IRQ 48
#define INT_34XX_SHA1MD52_IRQ 49
#define INT_34XX_FPKA_READY_IRQ 50
#define INT_34XX_SHA1MD51_IRQ 51
#define INT_34XX_RNG_IRQ 52
#define INT_34XX_I2C3_IRQ 61 #define INT_34XX_I2C3_IRQ 61
#define INT_34XX_FPKA_ERROR_IRQ 64
#define INT_34XX_PBIAS_IRQ 75 #define INT_34XX_PBIAS_IRQ 75
#define INT_34XX_OHCI_IRQ 76 #define INT_34XX_OHCI_IRQ 76
#define INT_34XX_EHCI_IRQ 77 #define INT_34XX_EHCI_IRQ 77
#define INT_34XX_TLL_IRQ 78 #define INT_34XX_TLL_IRQ 78
#define INT_34XX_PARTHASH_IRQ 79
#define INT_34XX_MMC3_IRQ 94 #define INT_34XX_MMC3_IRQ 94
#define INT_34XX_GPT12_IRQ 95 #define INT_34XX_GPT12_IRQ 95
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment