Skip to content

L
linux-davinci
Commit 4c8081e4 authored by Ralf Baechle's avatar Ralf Baechle
Browse files
Options

[MIPS] Fix computation of PGDIR_SHIFT for 16K pagesize on 32-bit kernels. 

Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 50c46637
Hide whitespace changes
Inline Side-by-side
Showing with 1 addition and 5 deletions
include/asm-mips/pgtable-32.h
View file @ 4c8081e4
...@@ -43,11 +43,7 @@ extern int add_temporary_entry(unsigned long entrylo0, unsigned long entrylo1, ...@@ -43,11 +43,7 @@ extern int add_temporary_entry(unsigned long entrylo0, unsigned long entrylo1,
*/ */
/* PGDIR_SHIFT determines what a third-level page table entry can map */ /* PGDIR_SHIFT determines what a third-level page table entry can map */
#ifdef CONFIG_64BIT_PHYS_ADDR #define PGDIR_SHIFT (2 * PAGE_SHIFT + PTE_ORDER - PTE_T_LOG2)
#define PGDIR_SHIFT 21
#else
#define PGDIR_SHIFT 22
#endif
#define PGDIR_SIZE (1UL << PGDIR_SHIFT) #define PGDIR_SIZE (1UL << PGDIR_SHIFT)
#define PGDIR_MASK (~(PGDIR_SIZE-1)) #define PGDIR_MASK (~(PGDIR_SIZE-1))
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment