Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
L
linux-davinci
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Redmine
Redmine
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Operations
Operations
Metrics
Environments
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
linux
linux-davinci
Commits
36cfbaad
Commit
36cfbaad
authored
Oct 11, 2007
by
Ralf Baechle
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[MIPS] Convert list of CPU types from #define to enum.
Signed-off-by:
Ralf Baechle
<
ralf@linux-mips.org
>
parent
9cfde202
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
49 additions
and
70 deletions
+49
-70
include/asm-mips/cpu.h
include/asm-mips/cpu.h
+49
-70
No files found.
include/asm-mips/cpu.h
View file @
36cfbaad
...
@@ -157,76 +157,55 @@
...
@@ -157,76 +157,55 @@
#define FPIR_IMP_NONE 0x0000
#define FPIR_IMP_NONE 0x0000
#define CPU_UNKNOWN 0
enum
cpu_type_enum
{
#define CPU_R2000 1
CPU_UNKNOWN
,
#define CPU_R3000 2
#define CPU_R3000A 3
/*
#define CPU_R3041 4
* R2000 class processors
#define CPU_R3051 5
*/
#define CPU_R3052 6
CPU_R2000
,
CPU_R3000
,
CPU_R3000A
,
CPU_R3041
,
CPU_R3051
,
CPU_R3052
,
#define CPU_R3081 7
CPU_R3081
,
CPU_R3081E
,
#define CPU_R3081E 8
#define CPU_R4000PC 9
/*
#define CPU_R4000SC 10
* R6000 class processors
#define CPU_R4000MC 11
*/
#define CPU_R4200 12
CPU_R6000
,
CPU_R6000A
,
#define CPU_R4400PC 13
#define CPU_R4400SC 14
/*
#define CPU_R4400MC 15
* R4000 class processors
#define CPU_R4600 16
*/
#define CPU_R6000 17
CPU_R4000PC
,
CPU_R4000SC
,
CPU_R4000MC
,
CPU_R4200
,
CPU_R4300
,
CPU_R4310
,
#define CPU_R6000A 18
CPU_R4400PC
,
CPU_R4400SC
,
CPU_R4400MC
,
CPU_R4600
,
CPU_R4640
,
CPU_R4650
,
#define CPU_R8000 19
CPU_R4700
,
CPU_R5000
,
CPU_R5000A
,
CPU_R5500
,
CPU_NEVADA
,
CPU_R5432
,
#define CPU_R10000 20
CPU_R10000
,
CPU_R12000
,
CPU_R14000
,
CPU_VR41XX
,
CPU_VR4111
,
CPU_VR4121
,
#define CPU_R12000 21
CPU_VR4122
,
CPU_VR4131
,
CPU_VR4133
,
CPU_VR4181
,
CPU_VR4181A
,
CPU_RM7000
,
#define CPU_R4300 22
CPU_SR71000
,
CPU_RM9000
,
CPU_TX49XX
,
#define CPU_R4650 23
#define CPU_R4700 24
/*
#define CPU_R5000 25
* R8000 class processors
#define CPU_R5000A 26
*/
#define CPU_R4640 27
CPU_R8000
,
#define CPU_NEVADA 28
#define CPU_RM7000 29
/*
#define CPU_R5432 30
* TX3900 class processors
#define CPU_4KC 31
*/
#define CPU_5KC 32
CPU_TX3912
,
CPU_TX3922
,
CPU_TX3927
,
#define CPU_R4310 33
#define CPU_SB1 34
/*
#define CPU_TX3912 35
* MIPS32 class processors
#define CPU_TX3922 36
*/
#define CPU_TX3927 37
CPU_4KC
,
CPU_4KEC
,
CPU_4KSC
,
CPU_24K
,
CPU_34K
,
CPU_74K
,
CPU_AU1000
,
#define CPU_AU1000 38
CPU_AU1100
,
CPU_AU1200
,
CPU_AU1500
,
CPU_AU1550
,
CPU_PR4450
,
#define CPU_4KEC 39
CPU_BCM3302
,
CPU_BCM4710
,
#define CPU_4KSC 40
#define CPU_VR41XX 41
/*
#define CPU_R5500 42
* MIPS64 class processors
#define CPU_TX49XX 43
*/
#define CPU_AU1500 44
CPU_5KC
,
CPU_20KC
,
CPU_25KF
,
CPU_SB1
,
CPU_SB1A
,
CPU_LOONGSON2
,
#define CPU_20KC 45
#define CPU_VR4111 46
CPU_LAST
#define CPU_VR4121 47
};
#define CPU_VR4122 48
#define CPU_VR4131 49
#define CPU_VR4181 50
#define CPU_VR4181A 51
#define CPU_AU1100 52
#define CPU_SR71000 53
#define CPU_RM9000 54
#define CPU_25KF 55
#define CPU_VR4133 56
#define CPU_AU1550 57
#define CPU_24K 58
#define CPU_AU1200 59
#define CPU_34K 60
#define CPU_PR4450 61
#define CPU_SB1A 62
#define CPU_74K 63
#define CPU_R14000 64
#define CPU_LOONGSON1 65
#define CPU_LOONGSON2 66
#define CPU_BCM3302 67
#define CPU_BCM4710 68
#define CPU_LAST 68
/*
/*
* ISA Level encodings
* ISA Level encodings
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment