Commit 07354f8f authored by Madhusudhan Chikkature Rajashekar's avatar Madhusudhan Chikkature Rajashekar Committed by Tony Lindgren

Update OMAP2430/3430 MMC clk structures to use ID field

This patch updates the OMAP2430/3430 MMC clock structures to use the id field.

Signed-off-by: Madhusudhan Chikkature<madhu.cr@ti.com>
Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
parent fca86702
...@@ -2380,7 +2380,8 @@ static struct clk usbhs_ick = { ...@@ -2380,7 +2380,8 @@ static struct clk usbhs_ick = {
}; };
static struct clk mmchs1_ick = { static struct clk mmchs1_ick = {
.name = "mmchs1_ick", .name = "mmchs_ick",
.id = 1,
.parent = &l4_ck, .parent = &l4_ck,
.flags = CLOCK_IN_OMAP243X, .flags = CLOCK_IN_OMAP243X,
.enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN2), .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN2),
...@@ -2389,7 +2390,8 @@ static struct clk mmchs1_ick = { ...@@ -2389,7 +2390,8 @@ static struct clk mmchs1_ick = {
}; };
static struct clk mmchs1_fck = { static struct clk mmchs1_fck = {
.name = "mmchs1_fck", .name = "mmchs_fck",
.id = 1,
.parent = &func_96m_ck, .parent = &func_96m_ck,
.flags = CLOCK_IN_OMAP243X, .flags = CLOCK_IN_OMAP243X,
.enable_reg = OMAP_CM_REGADDR(CORE_MOD, OMAP24XX_CM_FCLKEN2), .enable_reg = OMAP_CM_REGADDR(CORE_MOD, OMAP24XX_CM_FCLKEN2),
...@@ -2398,7 +2400,8 @@ static struct clk mmchs1_fck = { ...@@ -2398,7 +2400,8 @@ static struct clk mmchs1_fck = {
}; };
static struct clk mmchs2_ick = { static struct clk mmchs2_ick = {
.name = "mmchs2_ick", .name = "mmchs_ick",
.id = 2,
.parent = &l4_ck, .parent = &l4_ck,
.flags = CLOCK_IN_OMAP243X, .flags = CLOCK_IN_OMAP243X,
.enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN2), .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN2),
...@@ -2407,7 +2410,8 @@ static struct clk mmchs2_ick = { ...@@ -2407,7 +2410,8 @@ static struct clk mmchs2_ick = {
}; };
static struct clk mmchs2_fck = { static struct clk mmchs2_fck = {
.name = "mmchs2_fck", .name = "mmchs_fck",
.id = 2,
.parent = &func_96m_ck, .parent = &func_96m_ck,
.flags = CLOCK_IN_OMAP243X, .flags = CLOCK_IN_OMAP243X,
.enable_reg = OMAP_CM_REGADDR(CORE_MOD, OMAP24XX_CM_FCLKEN2), .enable_reg = OMAP_CM_REGADDR(CORE_MOD, OMAP24XX_CM_FCLKEN2),
...@@ -2443,7 +2447,8 @@ static struct clk mdm_intc_ick = { ...@@ -2443,7 +2447,8 @@ static struct clk mdm_intc_ick = {
}; };
static struct clk mmchsdb1_fck = { static struct clk mmchsdb1_fck = {
.name = "mmchsdb1_fck", .name = "mmchsdb_fck",
.id = 1,
.parent = &func_32k_ck, .parent = &func_32k_ck,
.flags = CLOCK_IN_OMAP243X, .flags = CLOCK_IN_OMAP243X,
.enable_reg = OMAP_CM_REGADDR(CORE_MOD, OMAP24XX_CM_FCLKEN2), .enable_reg = OMAP_CM_REGADDR(CORE_MOD, OMAP24XX_CM_FCLKEN2),
...@@ -2452,7 +2457,8 @@ static struct clk mmchsdb1_fck = { ...@@ -2452,7 +2457,8 @@ static struct clk mmchsdb1_fck = {
}; };
static struct clk mmchsdb2_fck = { static struct clk mmchsdb2_fck = {
.name = "mmchsdb2_fck", .name = "mmchsdb_fck",
.id = 2,
.parent = &func_32k_ck, .parent = &func_32k_ck,
.flags = CLOCK_IN_OMAP243X, .flags = CLOCK_IN_OMAP243X,
.enable_reg = OMAP_CM_REGADDR(CORE_MOD, OMAP24XX_CM_FCLKEN2), .enable_reg = OMAP_CM_REGADDR(CORE_MOD, OMAP24XX_CM_FCLKEN2),
......
...@@ -850,8 +850,9 @@ static struct clk core_96m_fck = { ...@@ -850,8 +850,9 @@ static struct clk core_96m_fck = {
.recalc = &followparent_recalc, .recalc = &followparent_recalc,
}; };
static struct clk mmc2_fck = { static struct clk mmchs2_fck = {
.name = "mmc2_fck", .name = "mmchs_fck",
.id = 2,
.parent = &core_96m_fck, .parent = &core_96m_fck,
.enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1), .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
.enable_bit = OMAP3430_EN_MMC2_SHIFT, .enable_bit = OMAP3430_EN_MMC2_SHIFT,
...@@ -868,8 +869,9 @@ static struct clk mspro_fck = { ...@@ -868,8 +869,9 @@ static struct clk mspro_fck = {
.recalc = &followparent_recalc, .recalc = &followparent_recalc,
}; };
static struct clk mmc1_fck = { static struct clk mmchs1_fck = {
.name = "mmc1_fck", .name = "mmchs_fck",
.id = 1,
.parent = &core_96m_fck, .parent = &core_96m_fck,
.enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1), .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
.enable_bit = OMAP3430_EN_MMC1_SHIFT, .enable_bit = OMAP3430_EN_MMC1_SHIFT,
...@@ -1183,8 +1185,9 @@ static struct clk des2_ick = { ...@@ -1183,8 +1185,9 @@ static struct clk des2_ick = {
.recalc = &followparent_recalc, .recalc = &followparent_recalc,
}; };
static struct clk mmc2_ick = { static struct clk mmchs2_ick = {
.name = "mmc2_ick", .name = "mmchs_ick",
.id = 2,
.parent = &core_l4_ick, .parent = &core_l4_ick,
.enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1), .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
.enable_bit = OMAP3430_EN_MMC2_SHIFT, .enable_bit = OMAP3430_EN_MMC2_SHIFT,
...@@ -1192,8 +1195,9 @@ static struct clk mmc2_ick = { ...@@ -1192,8 +1195,9 @@ static struct clk mmc2_ick = {
.recalc = &followparent_recalc, .recalc = &followparent_recalc,
}; };
static struct clk mmc1_ick = { static struct clk mmchs1_ick = {
.name = "mmc1_ick", .name = "mmchs_ick",
.id = 1,
.parent = &core_l4_ick, .parent = &core_l4_ick,
.enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1), .enable_reg = OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
.enable_bit = OMAP3430_EN_MMC1_SHIFT, .enable_bit = OMAP3430_EN_MMC1_SHIFT,
...@@ -2265,9 +2269,9 @@ static struct clk *onchip_34xx_clks[] __initdata = { ...@@ -2265,9 +2269,9 @@ static struct clk *onchip_34xx_clks[] __initdata = {
&gpt10_fck, &gpt10_fck,
&gpt11_fck, &gpt11_fck,
&core_96m_fck, &core_96m_fck,
&mmc2_fck, &mmchs2_fck,
&mspro_fck, &mspro_fck,
&mmc1_fck, &mmchs1_fck,
&i2c3_fck, &i2c3_fck,
&i2c2_fck, &i2c2_fck,
&i2c1_fck, &i2c1_fck,
...@@ -2296,8 +2300,8 @@ static struct clk *onchip_34xx_clks[] __initdata = { ...@@ -2296,8 +2300,8 @@ static struct clk *onchip_34xx_clks[] __initdata = {
&aes2_ick, &aes2_ick,
&sha12_ick, &sha12_ick,
&des2_ick, &des2_ick,
&mmc2_ick, &mmchs2_ick,
&mmc1_ick, &mmchs1_ick,
&mspro_ick, &mspro_ick,
&hdq_ick, &hdq_ick,
&mcspi4_ick, &mcspi4_ick,
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment