-
David S. Miller authored
First supported chip for HW cache events is Ultra-IIIi. Signed-off-by: David S. Miller <davem@davemloft.net>
2ce4da2e
First supported chip for HW cache events is Ultra-IIIi.
Signed-off-by: David S. Miller <davem@davemloft.net>