cx23885-dvb.c 26.7 KB
Newer Older
1 2 3
/*
 *  Driver for the Conexant CX23885 PCIe bridge
 *
4
 *  Copyright (c) 2006 Steven Toth <stoth@linuxtv.org>
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 2 of the License, or
 *  (at your option) any later version.
 *
 *  This program is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this program; if not, write to the Free Software
 *  Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 */

#include <linux/module.h>
#include <linux/init.h>
#include <linux/device.h>
#include <linux/fs.h>
#include <linux/kthread.h>
#include <linux/file.h>
#include <linux/suspend.h>

#include "cx23885.h"
#include <media/v4l2-common.h>

33
#include "dvb_ca_en50221.h"
34
#include "s5h1409.h"
35
#include "s5h1411.h"
36
#include "mt2131.h"
37
#include "tda8290.h"
38
#include "tda18271.h"
39
#include "lgdt330x.h"
40
#include "xc5000.h"
41
#include "tda10048.h"
42
#include "tuner-xc2028.h"
43
#include "tuner-simple.h"
44 45
#include "dib7000p.h"
#include "dibx000_common.h"
46
#include "zl10353.h"
47
#include "stv0900.h"
48
#include "stv0900_reg.h"
49 50
#include "stv6110.h"
#include "lnbh24.h"
51
#include "cx24116.h"
52
#include "cimax2.h"
53
#include "lgs8gxx.h"
54 55
#include "netup-eeprom.h"
#include "netup-init.h"
56
#include "lgdt3305.h"
57

58
static unsigned int debug;
59

60 61 62 63
#define dprintk(level, fmt, arg...)\
	do { if (debug >= level)\
		printk(KERN_DEBUG "%s/0: " fmt, dev->name, ## arg);\
	} while (0)
64 65 66

/* ------------------------------------------------------------------ */

67 68 69 70
static unsigned int alt_tuner;
module_param(alt_tuner, int, 0644);
MODULE_PARM_DESC(alt_tuner, "Enable alternate tuner configuration");

71 72
DVB_DEFINE_MOD_OPT_ADAPTER_NR(adapter_nr);

73 74
/* ------------------------------------------------------------------ */

75 76 77 78 79 80 81 82 83 84 85 86 87
static int dvb_buf_setup(struct videobuf_queue *q,
			 unsigned int *count, unsigned int *size)
{
	struct cx23885_tsport *port = q->priv_data;

	port->ts_packet_size  = 188 * 4;
	port->ts_packet_count = 32;

	*size  = port->ts_packet_size * port->ts_packet_count;
	*count = 32;
	return 0;
}

88 89
static int dvb_buf_prepare(struct videobuf_queue *q,
			   struct videobuf_buffer *vb, enum v4l2_field field)
90 91
{
	struct cx23885_tsport *port = q->priv_data;
92
	return cx23885_buf_prepare(q, port, (struct cx23885_buffer *)vb, field);
93 94 95 96 97
}

static void dvb_buf_queue(struct videobuf_queue *q, struct videobuf_buffer *vb)
{
	struct cx23885_tsport *port = q->priv_data;
98
	cx23885_buf_queue(port, (struct cx23885_buffer *)vb);
99 100
}

101 102
static void dvb_buf_release(struct videobuf_queue *q,
			    struct videobuf_buffer *vb)
103
{
104
	cx23885_free_buffer(q, (struct cx23885_buffer *)vb);
105 106 107 108 109 110 111 112 113
}

static struct videobuf_queue_ops dvb_qops = {
	.buf_setup    = dvb_buf_setup,
	.buf_prepare  = dvb_buf_prepare,
	.buf_queue    = dvb_buf_queue,
	.buf_release  = dvb_buf_release,
};

114
static struct s5h1409_config hauppauge_generic_config = {
115 116 117
	.demod_address = 0x32 >> 1,
	.output_mode   = S5H1409_SERIAL_OUTPUT,
	.gpio          = S5H1409_GPIO_ON,
118
	.qam_if        = 44000,
119
	.inversion     = S5H1409_INVERSION_OFF,
120 121
	.status_mode   = S5H1409_DEMODLOCKING,
	.mpeg_timing   = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
122 123
};

124 125 126 127
static struct tda10048_config hauppauge_hvr1200_config = {
	.demod_address    = 0x10 >> 1,
	.output_mode      = TDA10048_SERIAL_OUTPUT,
	.fwbulkwritelen   = TDA10048_BULKWRITE_200,
128
	.inversion        = TDA10048_INVERSION_ON,
129 130 131
	.dtv6_if_freq_khz = TDA10048_IF_3300,
	.dtv7_if_freq_khz = TDA10048_IF_3800,
	.dtv8_if_freq_khz = TDA10048_IF_4300,
132
	.clk_freq_khz     = TDA10048_CLK_16000,
133 134
};

135 136 137 138 139
static struct tda10048_config hauppauge_hvr1210_config = {
	.demod_address    = 0x10 >> 1,
	.output_mode      = TDA10048_SERIAL_OUTPUT,
	.fwbulkwritelen   = TDA10048_BULKWRITE_200,
	.inversion        = TDA10048_INVERSION_ON,
140 141 142
	.dtv6_if_freq_khz = TDA10048_IF_3300,
	.dtv7_if_freq_khz = TDA10048_IF_3500,
	.dtv8_if_freq_khz = TDA10048_IF_4000,
143 144 145
	.clk_freq_khz     = TDA10048_CLK_16000,
};

146 147 148 149 150 151
static struct s5h1409_config hauppauge_ezqam_config = {
	.demod_address = 0x32 >> 1,
	.output_mode   = S5H1409_SERIAL_OUTPUT,
	.gpio          = S5H1409_GPIO_OFF,
	.qam_if        = 4000,
	.inversion     = S5H1409_INVERSION_ON,
152 153
	.status_mode   = S5H1409_DEMODLOCKING,
	.mpeg_timing   = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
154 155
};

156
static struct s5h1409_config hauppauge_hvr1800lp_config = {
157 158 159
	.demod_address = 0x32 >> 1,
	.output_mode   = S5H1409_SERIAL_OUTPUT,
	.gpio          = S5H1409_GPIO_OFF,
160
	.qam_if        = 44000,
161
	.inversion     = S5H1409_INVERSION_OFF,
162 163
	.status_mode   = S5H1409_DEMODLOCKING,
	.mpeg_timing   = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
164 165
};

166 167 168 169 170
static struct s5h1409_config hauppauge_hvr1500_config = {
	.demod_address = 0x32 >> 1,
	.output_mode   = S5H1409_SERIAL_OUTPUT,
	.gpio          = S5H1409_GPIO_OFF,
	.inversion     = S5H1409_INVERSION_OFF,
171 172
	.status_mode   = S5H1409_DEMODLOCKING,
	.mpeg_timing   = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
173 174
};

175
static struct mt2131_config hauppauge_generic_tunerconfig = {
176 177 178
	0x61
};

179 180 181 182 183 184
static struct lgdt330x_config fusionhdtv_5_express = {
	.demod_address = 0x0e,
	.demod_chip = LGDT3303,
	.serial_mpeg = 0x40,
};

185 186 187 188 189 190
static struct s5h1409_config hauppauge_hvr1500q_config = {
	.demod_address = 0x32 >> 1,
	.output_mode   = S5H1409_SERIAL_OUTPUT,
	.gpio          = S5H1409_GPIO_ON,
	.qam_if        = 44000,
	.inversion     = S5H1409_INVERSION_OFF,
191 192
	.status_mode   = S5H1409_DEMODLOCKING,
	.mpeg_timing   = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
193 194
};

195 196 197 198 199 200 201 202 203 204
static struct s5h1409_config dvico_s5h1409_config = {
	.demod_address = 0x32 >> 1,
	.output_mode   = S5H1409_SERIAL_OUTPUT,
	.gpio          = S5H1409_GPIO_ON,
	.qam_if        = 44000,
	.inversion     = S5H1409_INVERSION_OFF,
	.status_mode   = S5H1409_DEMODLOCKING,
	.mpeg_timing   = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
};

205 206 207 208 209 210 211 212 213 214
static struct s5h1411_config dvico_s5h1411_config = {
	.output_mode   = S5H1411_SERIAL_OUTPUT,
	.gpio          = S5H1411_GPIO_ON,
	.qam_if        = S5H1411_IF_44000,
	.vsb_if        = S5H1411_IF_44000,
	.inversion     = S5H1411_INVERSION_OFF,
	.status_mode   = S5H1411_DEMODLOCKING,
	.mpeg_timing   = S5H1411_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
};

215 216 217 218 219 220 221 222 223 224
static struct s5h1411_config hcw_s5h1411_config = {
	.output_mode   = S5H1411_SERIAL_OUTPUT,
	.gpio          = S5H1411_GPIO_OFF,
	.vsb_if        = S5H1411_IF_44000,
	.qam_if        = S5H1411_IF_4000,
	.inversion     = S5H1411_INVERSION_ON,
	.status_mode   = S5H1411_DEMODLOCKING,
	.mpeg_timing   = S5H1411_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
};

225
static struct xc5000_config hauppauge_hvr1500q_tunerconfig = {
226 227
	.i2c_address      = 0x61,
	.if_khz           = 5380,
228 229
};

230 231 232 233 234
static struct xc5000_config dvico_xc5000_tunerconfig = {
	.i2c_address      = 0x64,
	.if_khz           = 5380,
};

235 236 237 238
static struct tda829x_config tda829x_no_probe = {
	.probe_tuner = TDA829X_DONT_PROBE,
};

239
static struct tda18271_std_map hauppauge_tda18271_std_map = {
240 241 242 243
	.atsc_6   = { .if_freq = 5380, .agc_mode = 3, .std = 3,
		      .if_lvl = 6, .rfagc_top = 0x37 },
	.qam_6    = { .if_freq = 4000, .agc_mode = 3, .std = 0,
		      .if_lvl = 6, .rfagc_top = 0x37 },
244 245
};

246 247 248 249 250 251 252 253 254
static struct tda18271_std_map hauppauge_hvr1200_tda18271_std_map = {
	.dvbt_6   = { .if_freq = 3300, .agc_mode = 3, .std = 4,
		      .if_lvl = 1, .rfagc_top = 0x37, },
	.dvbt_7   = { .if_freq = 3800, .agc_mode = 3, .std = 5,
		      .if_lvl = 1, .rfagc_top = 0x37, },
	.dvbt_8   = { .if_freq = 4300, .agc_mode = 3, .std = 6,
		      .if_lvl = 1, .rfagc_top = 0x37, },
};

255 256 257 258 259
static struct tda18271_config hauppauge_tda18271_config = {
	.std_map = &hauppauge_tda18271_std_map,
	.gate    = TDA18271_GATE_ANALOG,
};

260
static struct tda18271_config hauppauge_hvr1200_tuner_config = {
261
	.std_map = &hauppauge_hvr1200_tda18271_std_map,
262 263 264
	.gate    = TDA18271_GATE_ANALOG,
};

265 266 267 268
static struct tda18271_config hauppauge_hvr1210_tuner_config = {
	.gate    = TDA18271_GATE_DIGITAL,
};

269
static struct tda18271_std_map hauppauge_hvr127x_std_map = {
270 271 272 273 274 275
	.atsc_6   = { .if_freq = 3250, .agc_mode = 3, .std = 4,
		      .if_lvl = 1, .rfagc_top = 0x58 },
	.qam_6    = { .if_freq = 4000, .agc_mode = 3, .std = 5,
		      .if_lvl = 1, .rfagc_top = 0x58 },
};

276 277
static struct tda18271_config hauppauge_hvr127x_config = {
	.std_map = &hauppauge_hvr127x_std_map,
278 279
};

280
static struct lgdt3305_config hauppauge_lgdt3305_config = {
281 282 283 284 285 286 287 288 289 290
	.i2c_addr           = 0x0e,
	.mpeg_mode          = LGDT3305_MPEG_SERIAL,
	.tpclk_edge         = LGDT3305_TPCLK_FALLING_EDGE,
	.tpvalid_polarity   = LGDT3305_TP_VALID_HIGH,
	.deny_i2c_rptr      = 1,
	.spectral_inversion = 1,
	.qam_if_khz         = 4000,
	.vsb_if_khz         = 3250,
};

291
static struct dibx000_agc_config xc3028_agc_config = {
292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336
	BAND_VHF | BAND_UHF,	/* band_caps */

	/* P_agc_use_sd_mod1=0, P_agc_use_sd_mod2=0, P_agc_freq_pwm_div=0,
	 * P_agc_inv_pwm1=0, P_agc_inv_pwm2=0,
	 * P_agc_inh_dc_rv_est=0, P_agc_time_est=3, P_agc_freeze=0,
	 * P_agc_nb_est=2, P_agc_write=0
	 */
	(0 << 15) | (0 << 14) | (0 << 11) | (0 << 10) | (0 << 9) | (0 << 8) |
		(3 << 5) | (0 << 4) | (2 << 1) | (0 << 0), /* setup */

	712,	/* inv_gain */
	21,	/* time_stabiliz */

	0,	/* alpha_level */
	118,	/* thlock */

	0,	/* wbd_inv */
	2867,	/* wbd_ref */
	0,	/* wbd_sel */
	2,	/* wbd_alpha */

	0,	/* agc1_max */
	0,	/* agc1_min */
	39718,	/* agc2_max */
	9930,	/* agc2_min */
	0,	/* agc1_pt1 */
	0,	/* agc1_pt2 */
	0,	/* agc1_pt3 */
	0,	/* agc1_slope1 */
	0,	/* agc1_slope2 */
	0,	/* agc2_pt1 */
	128,	/* agc2_pt2 */
	29,	/* agc2_slope1 */
	29,	/* agc2_slope2 */

	17,	/* alpha_mant */
	27,	/* alpha_exp */
	23,	/* beta_mant */
	51,	/* beta_exp */

	1,	/* perform_agc_softsplit */
};

/* PLL Configuration for COFDM BW_MHz = 8.000000
 * With external clock = 30.000000 */
337
static struct dibx000_bandwidth_config xc3028_bw_config = {
338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376
	60000,	/* internal */
	30000,	/* sampling */
	1,	/* pll_cfg: prediv */
	8,	/* pll_cfg: ratio */
	3,	/* pll_cfg: range */
	1,	/* pll_cfg: reset */
	0,	/* pll_cfg: bypass */
	0,	/* misc: refdiv */
	0,	/* misc: bypclk_div */
	1,	/* misc: IO_CLK_en_core */
	1,	/* misc: ADClkSrc */
	0,	/* misc: modulo */
	(3 << 14) | (1 << 12) | (524 << 0), /* sad_cfg: refsel, sel, freq_15k */
	(1 << 25) | 5816102, /* ifreq = 5.200000 MHz */
	20452225, /* timf */
	30000000  /* xtal_hz */
};

static struct dib7000p_config hauppauge_hvr1400_dib7000_config = {
	.output_mpeg2_in_188_bytes = 1,
	.hostbus_diversity = 1,
	.tuner_is_baseband = 0,
	.update_lna  = NULL,

	.agc_config_count = 1,
	.agc = &xc3028_agc_config,
	.bw  = &xc3028_bw_config,

	.gpio_dir = DIB7000P_GPIO_DEFAULT_DIRECTIONS,
	.gpio_val = DIB7000P_GPIO_DEFAULT_VALUES,
	.gpio_pwm_pos = DIB7000P_GPIO_DEFAULT_PWM_POS,

	.pwm_freq_div = 0,
	.agc_control  = NULL,
	.spur_protect = 0,

	.output_mode = OUTMODE_MPEG2_SERIAL,
};

377 378 379 380
static struct zl10353_config dvico_fusionhdtv_xc3028 = {
	.demod_address = 0x0f,
	.if2           = 45600,
	.no_tuner      = 1,
381
	.disable_i2c_gate_ctrl = 1,
382 383
};

384 385 386 387 388 389 390 391 392 393 394 395 396
static struct stv0900_reg stv0900_ts_regs[] = {
	{ R0900_TSGENERAL, 0x00 },
	{ R0900_P1_TSSPEED, 0x40 },
	{ R0900_P2_TSSPEED, 0x40 },
	{ R0900_P1_TSCFGM, 0xc0 },
	{ R0900_P2_TSCFGM, 0xc0 },
	{ R0900_P1_TSCFGH, 0xe0 },
	{ R0900_P2_TSCFGH, 0xe0 },
	{ R0900_P1_TSCFGL, 0x20 },
	{ R0900_P2_TSCFGL, 0x20 },
	{ 0xffff, 0xff }, /* terminate */
};

397 398 399 400 401
static struct stv0900_config netup_stv0900_config = {
	.demod_address = 0x68,
	.xtal = 27000000,
	.clkmode = 3,/* 0-CLKI, 2-XTALI, else AUTO */
	.diseqc_mode = 2,/* 2/3 PWM */
402
	.ts_config_regs = stv0900_ts_regs,
403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420
	.tun1_maddress = 0,/* 0x60 */
	.tun2_maddress = 3,/* 0x63 */
	.tun1_adc = 1,/* 1 Vpp */
	.tun2_adc = 1,/* 1 Vpp */
};

static struct stv6110_config netup_stv6110_tunerconfig_a = {
	.i2c_address = 0x60,
	.mclk = 27000000,
	.iq_wiring = 0,
};

static struct stv6110_config netup_stv6110_tunerconfig_b = {
	.i2c_address = 0x63,
	.mclk = 27000000,
	.iq_wiring = 1,
};

421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438
static int tbs_set_voltage(struct dvb_frontend *fe, fe_sec_voltage_t voltage)
{
	struct cx23885_tsport *port = fe->dvb->priv;
	struct cx23885_dev *dev = port->dev;

	if (voltage == SEC_VOLTAGE_18)
		cx_write(MC417_RWD, 0x00001e00);/* GPIO-13 high */
	else if (voltage == SEC_VOLTAGE_13)
		cx_write(MC417_RWD, 0x00001a00);/* GPIO-13 low */
	else
		cx_write(MC417_RWD, 0x00001800);/* GPIO-12 low */
	return 0;
}

static struct cx24116_config tbs_cx24116_config = {
	.demod_address = 0x05,
};

439 440 441 442
static struct cx24116_config tevii_cx24116_config = {
	.demod_address = 0x55,
};

443 444 445 446
static struct cx24116_config dvbworld_cx24116_config = {
	.demod_address = 0x05,
};

447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465
static struct lgs8gxx_config mygica_x8506_lgs8gl5_config = {
	.prod = LGS8GXX_PROD_LGS8GL5,
	.demod_address = 0x19,
	.serial_ts = 0,
	.ts_clk_pol = 1,
	.ts_clk_gated = 1,
	.if_clk_freq = 30400, /* 30.4 MHz */
	.if_freq = 5380, /* 5.38 MHz */
	.if_neg_center = 1,
	.ext_adc = 0,
	.adc_signed = 0,
	.if_neg_edge = 0,
};

static struct xc5000_config mygica_x8506_xc5000_config = {
	.i2c_address = 0x61,
	.if_khz = 5380,
};

466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489
static int cx23885_dvb_set_frontend(struct dvb_frontend *fe,
				    struct dvb_frontend_parameters *param)
{
	struct cx23885_tsport *port = fe->dvb->priv;
	struct cx23885_dev *dev = port->dev;

	switch (dev->board) {
	case CX23885_BOARD_HAUPPAUGE_HVR1275:
		switch (param->u.vsb.modulation) {
		case VSB_8:
			cx23885_gpio_clear(dev, GPIO_5);
			break;
		case QAM_64:
		case QAM_256:
		default:
			cx23885_gpio_set(dev, GPIO_5);
			break;
		}
		break;
	}
	return (port->set_frontend_save) ?
		port->set_frontend_save(fe, param) : -ENODEV;
}

490 491 492
static int dvb_register(struct cx23885_tsport *port)
{
	struct cx23885_dev *dev = port->dev;
493
	struct cx23885_i2c *i2c_bus = NULL, *i2c_bus2 = NULL;
494
	struct videobuf_dvb_frontend *fe0;
495
	int ret;
496

497
	/* Get the first frontend */
498
	fe0 = videobuf_dvb_get_frontend(&port->frontends, 1);
499 500
	if (!fe0)
		return -EINVAL;
501 502

	/* init struct videobuf_dvb */
503
	fe0->dvb.name = dev->name;
504 505 506

	/* init frontend */
	switch (dev->board) {
507
	case CX23885_BOARD_HAUPPAUGE_HVR1250:
508
		i2c_bus = &dev->i2c_bus[0];
509
		fe0->dvb.frontend = dvb_attach(s5h1409_attach,
510
						&hauppauge_generic_config,
511
						&i2c_bus->i2c_adap);
512 513
		if (fe0->dvb.frontend != NULL) {
			dvb_attach(mt2131_attach, fe0->dvb.frontend,
514
				   &i2c_bus->i2c_adap,
515
				   &hauppauge_generic_tunerconfig, 0);
516 517
		}
		break;
518
	case CX23885_BOARD_HAUPPAUGE_HVR1270:
519
	case CX23885_BOARD_HAUPPAUGE_HVR1275:
520 521
		i2c_bus = &dev->i2c_bus[0];
		fe0->dvb.frontend = dvb_attach(lgdt3305_attach,
522
					       &hauppauge_lgdt3305_config,
523 524 525 526
					       &i2c_bus->i2c_adap);
		if (fe0->dvb.frontend != NULL) {
			dvb_attach(tda18271_attach, fe0->dvb.frontend,
				   0x60, &dev->i2c_bus[1].i2c_adap,
527
				   &hauppauge_hvr127x_config);
528
		}
529

530
		/* FIXME: temporary hack */
531 532 533 534
		/* define bridge override to set_frontend */
		port->set_frontend_save = fe0->dvb.frontend->ops.set_frontend;
		fe0->dvb.frontend->ops.set_frontend = cx23885_dvb_set_frontend;

535
		break;
536 537 538 539 540 541 542 543 544 545 546
	case CX23885_BOARD_HAUPPAUGE_HVR1255:
		i2c_bus = &dev->i2c_bus[0];
		fe0->dvb.frontend = dvb_attach(s5h1411_attach,
					       &hcw_s5h1411_config,
					       &i2c_bus->i2c_adap);
		if (fe0->dvb.frontend != NULL) {
			dvb_attach(tda18271_attach, fe0->dvb.frontend,
				   0x60, &dev->i2c_bus[1].i2c_adap,
				   &hauppauge_tda18271_config);
		}
		break;
547 548
	case CX23885_BOARD_HAUPPAUGE_HVR1800:
		i2c_bus = &dev->i2c_bus[0];
549
		switch (alt_tuner) {
550
		case 1:
551
			fe0->dvb.frontend =
552 553 554
				dvb_attach(s5h1409_attach,
					   &hauppauge_ezqam_config,
					   &i2c_bus->i2c_adap);
555 556
			if (fe0->dvb.frontend != NULL) {
				dvb_attach(tda829x_attach, fe0->dvb.frontend,
557
					   &dev->i2c_bus[1].i2c_adap, 0x42,
558
					   &tda829x_no_probe);
559
				dvb_attach(tda18271_attach, fe0->dvb.frontend,
560
					   0x60, &dev->i2c_bus[1].i2c_adap,
561
					   &hauppauge_tda18271_config);
562 563 564 565
			}
			break;
		case 0:
		default:
566
			fe0->dvb.frontend =
567 568 569
				dvb_attach(s5h1409_attach,
					   &hauppauge_generic_config,
					   &i2c_bus->i2c_adap);
570 571
			if (fe0->dvb.frontend != NULL)
				dvb_attach(mt2131_attach, fe0->dvb.frontend,
572 573 574 575 576
					   &i2c_bus->i2c_adap,
					   &hauppauge_generic_tunerconfig, 0);
			break;
		}
		break;
577
	case CX23885_BOARD_HAUPPAUGE_HVR1800lp:
578
		i2c_bus = &dev->i2c_bus[0];
579
		fe0->dvb.frontend = dvb_attach(s5h1409_attach,
580
						&hauppauge_hvr1800lp_config,
581
						&i2c_bus->i2c_adap);
582 583
		if (fe0->dvb.frontend != NULL) {
			dvb_attach(mt2131_attach, fe0->dvb.frontend,
584
				   &i2c_bus->i2c_adap,
585 586 587
				   &hauppauge_generic_tunerconfig, 0);
		}
		break;
588
	case CX23885_BOARD_DVICO_FUSIONHDTV_5_EXP:
589
		i2c_bus = &dev->i2c_bus[0];
590
		fe0->dvb.frontend = dvb_attach(lgdt330x_attach,
591
						&fusionhdtv_5_express,
592
						&i2c_bus->i2c_adap);
593 594
		if (fe0->dvb.frontend != NULL) {
			dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
595 596
				   &i2c_bus->i2c_adap, 0x61,
				   TUNER_LG_TDVS_H06XF);
597 598
		}
		break;
599 600
	case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
		i2c_bus = &dev->i2c_bus[1];
601
		fe0->dvb.frontend = dvb_attach(s5h1409_attach,
602 603
						&hauppauge_hvr1500q_config,
						&dev->i2c_bus[0].i2c_adap);
604 605
		if (fe0->dvb.frontend != NULL)
			dvb_attach(xc5000_attach, fe0->dvb.frontend,
606 607
				   &i2c_bus->i2c_adap,
				   &hauppauge_hvr1500q_tunerconfig);
608
		break;
609 610
	case CX23885_BOARD_HAUPPAUGE_HVR1500:
		i2c_bus = &dev->i2c_bus[1];
611
		fe0->dvb.frontend = dvb_attach(s5h1409_attach,
612 613
						&hauppauge_hvr1500_config,
						&dev->i2c_bus[0].i2c_adap);
614
		if (fe0->dvb.frontend != NULL) {
615 616 617 618 619 620
			struct dvb_frontend *fe;
			struct xc2028_config cfg = {
				.i2c_adap  = &i2c_bus->i2c_adap,
				.i2c_addr  = 0x61,
			};
			static struct xc2028_ctrl ctl = {
621
				.fname       = XC2028_DEFAULT_FIRMWARE,
622
				.max_len     = 64,
623
				.demod       = XC3028_FE_OREN538,
624 625 626
			};

			fe = dvb_attach(xc2028_attach,
627
					fe0->dvb.frontend, &cfg);
628 629 630 631
			if (fe != NULL && fe->ops.tuner_ops.set_config != NULL)
				fe->ops.tuner_ops.set_config(fe, &ctl);
		}
		break;
632
	case CX23885_BOARD_HAUPPAUGE_HVR1200:
633
	case CX23885_BOARD_HAUPPAUGE_HVR1700:
634
		i2c_bus = &dev->i2c_bus[0];
635
		fe0->dvb.frontend = dvb_attach(tda10048_attach,
636 637
			&hauppauge_hvr1200_config,
			&i2c_bus->i2c_adap);
638 639
		if (fe0->dvb.frontend != NULL) {
			dvb_attach(tda829x_attach, fe0->dvb.frontend,
640 641
				&dev->i2c_bus[1].i2c_adap, 0x42,
				&tda829x_no_probe);
642
			dvb_attach(tda18271_attach, fe0->dvb.frontend,
643 644
				0x60, &dev->i2c_bus[1].i2c_adap,
				&hauppauge_hvr1200_tuner_config);
645 646 647 648 649 650 651 652 653 654 655
		}
		break;
	case CX23885_BOARD_HAUPPAUGE_HVR1210:
		i2c_bus = &dev->i2c_bus[0];
		fe0->dvb.frontend = dvb_attach(tda10048_attach,
			&hauppauge_hvr1210_config,
			&i2c_bus->i2c_adap);
		if (fe0->dvb.frontend != NULL) {
			dvb_attach(tda18271_attach, fe0->dvb.frontend,
				0x60, &dev->i2c_bus[1].i2c_adap,
				&hauppauge_hvr1210_tuner_config);
656 657
		}
		break;
658 659
	case CX23885_BOARD_HAUPPAUGE_HVR1400:
		i2c_bus = &dev->i2c_bus[0];
660
		fe0->dvb.frontend = dvb_attach(dib7000p_attach,
661 662
			&i2c_bus->i2c_adap,
			0x12, &hauppauge_hvr1400_dib7000_config);
663
		if (fe0->dvb.frontend != NULL) {
664 665 666 667 668 669
			struct dvb_frontend *fe;
			struct xc2028_config cfg = {
				.i2c_adap  = &dev->i2c_bus[1].i2c_adap,
				.i2c_addr  = 0x64,
			};
			static struct xc2028_ctrl ctl = {
670
				.fname   = XC3028L_DEFAULT_FIRMWARE,
671 672
				.max_len = 64,
				.demod   = 5000,
673 674
				/* This is true for all demods with
					v36 firmware? */
675
				.type    = XC2028_D2633,
676 677 678
			};

			fe = dvb_attach(xc2028_attach,
679
					fe0->dvb.frontend, &cfg);
680 681 682 683
			if (fe != NULL && fe->ops.tuner_ops.set_config != NULL)
				fe->ops.tuner_ops.set_config(fe, &ctl);
		}
		break;
684 685 686
	case CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP:
		i2c_bus = &dev->i2c_bus[port->nr - 1];

687
		fe0->dvb.frontend = dvb_attach(s5h1409_attach,
688 689
						&dvico_s5h1409_config,
						&i2c_bus->i2c_adap);
690 691
		if (fe0->dvb.frontend == NULL)
			fe0->dvb.frontend = dvb_attach(s5h1411_attach,
692 693
							&dvico_s5h1411_config,
							&i2c_bus->i2c_adap);
694 695
		if (fe0->dvb.frontend != NULL)
			dvb_attach(xc5000_attach, fe0->dvb.frontend,
696 697
				   &i2c_bus->i2c_adap,
				   &dvico_xc5000_tunerconfig);
698
		break;
699 700 701
	case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP: {
		i2c_bus = &dev->i2c_bus[port->nr - 1];

702
		fe0->dvb.frontend = dvb_attach(zl10353_attach,
703 704
					       &dvico_fusionhdtv_xc3028,
					       &i2c_bus->i2c_adap);
705
		if (fe0->dvb.frontend != NULL) {
706 707 708 709 710 711
			struct dvb_frontend      *fe;
			struct xc2028_config	  cfg = {
				.i2c_adap  = &i2c_bus->i2c_adap,
				.i2c_addr  = 0x61,
			};
			static struct xc2028_ctrl ctl = {
712
				.fname       = XC2028_DEFAULT_FIRMWARE,
713 714 715 716
				.max_len     = 64,
				.demod       = XC3028_FE_ZARLINK456,
			};

717
			fe = dvb_attach(xc2028_attach, fe0->dvb.frontend,
718 719 720 721 722 723
					&cfg);
			if (fe != NULL && fe->ops.tuner_ops.set_config != NULL)
				fe->ops.tuner_ops.set_config(fe, &ctl);
		}
		break;
	}
724
	case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H:
725
	case CX23885_BOARD_COMPRO_VIDEOMATE_E650F:
726 727
		i2c_bus = &dev->i2c_bus[0];

728
		fe0->dvb.frontend = dvb_attach(zl10353_attach,
729 730
			&dvico_fusionhdtv_xc3028,
			&i2c_bus->i2c_adap);
731
		if (fe0->dvb.frontend != NULL) {
732 733 734 735 736 737
			struct dvb_frontend      *fe;
			struct xc2028_config	  cfg = {
				.i2c_adap  = &dev->i2c_bus[1].i2c_adap,
				.i2c_addr  = 0x61,
			};
			static struct xc2028_ctrl ctl = {
738
				.fname       = XC2028_DEFAULT_FIRMWARE,
739 740 741 742
				.max_len     = 64,
				.demod       = XC3028_FE_ZARLINK456,
			};

743
			fe = dvb_attach(xc2028_attach, fe0->dvb.frontend,
744 745 746 747
				&cfg);
			if (fe != NULL && fe->ops.tuner_ops.set_config != NULL)
				fe->ops.tuner_ops.set_config(fe, &ctl);
		}
748 749 750 751 752 753 754 755 756 757
		break;
	case CX23885_BOARD_TBS_6920:
		i2c_bus = &dev->i2c_bus[0];

		fe0->dvb.frontend = dvb_attach(cx24116_attach,
			&tbs_cx24116_config,
			&i2c_bus->i2c_adap);
		if (fe0->dvb.frontend != NULL)
			fe0->dvb.frontend->ops.set_voltage = tbs_set_voltage;

758 759 760 761 762 763 764 765 766 767
		break;
	case CX23885_BOARD_TEVII_S470:
		i2c_bus = &dev->i2c_bus[1];

		fe0->dvb.frontend = dvb_attach(cx24116_attach,
			&tevii_cx24116_config,
			&i2c_bus->i2c_adap);
		if (fe0->dvb.frontend != NULL)
			fe0->dvb.frontend->ops.set_voltage = tbs_set_voltage;

768
		break;
769 770 771 772 773 774 775
	case CX23885_BOARD_DVBWORLD_2005:
		i2c_bus = &dev->i2c_bus[1];

		fe0->dvb.frontend = dvb_attach(cx24116_attach,
			&dvbworld_cx24116_config,
			&i2c_bus->i2c_adap);
		break;
776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791
	case CX23885_BOARD_NETUP_DUAL_DVBS2_CI:
		i2c_bus = &dev->i2c_bus[0];
		switch (port->nr) {
		/* port B */
		case 1:
			fe0->dvb.frontend = dvb_attach(stv0900_attach,
							&netup_stv0900_config,
							&i2c_bus->i2c_adap, 0);
			if (fe0->dvb.frontend != NULL) {
				if (dvb_attach(stv6110_attach,
						fe0->dvb.frontend,
						&netup_stv6110_tunerconfig_a,
						&i2c_bus->i2c_adap)) {
					if (!dvb_attach(lnbh24_attach,
							fe0->dvb.frontend,
							&i2c_bus->i2c_adap,
792 793
							LNBH24_PCL,
							LNBH24_TTX, 0x09))
794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812
						printk(KERN_ERR
							"No LNBH24 found!\n");

				}
			}
			break;
		/* port C */
		case 2:
			fe0->dvb.frontend = dvb_attach(stv0900_attach,
							&netup_stv0900_config,
							&i2c_bus->i2c_adap, 1);
			if (fe0->dvb.frontend != NULL) {
				if (dvb_attach(stv6110_attach,
						fe0->dvb.frontend,
						&netup_stv6110_tunerconfig_b,
						&i2c_bus->i2c_adap)) {
					if (!dvb_attach(lnbh24_attach,
							fe0->dvb.frontend,
							&i2c_bus->i2c_adap,
813 814
							LNBH24_PCL,
							LNBH24_TTX, 0x0a))
815 816 817 818 819 820 821 822
						printk(KERN_ERR
							"No LNBH24 found!\n");

				}
			}
			break;
		}
		break;
823 824 825 826 827 828 829 830 831 832 833 834 835
	case CX23885_BOARD_MYGICA_X8506:
		i2c_bus = &dev->i2c_bus[0];
		i2c_bus2 = &dev->i2c_bus[1];
		fe0->dvb.frontend = dvb_attach(lgs8gxx_attach,
			&mygica_x8506_lgs8gl5_config,
			&i2c_bus->i2c_adap);
		if (fe0->dvb.frontend != NULL) {
			dvb_attach(xc5000_attach,
				fe0->dvb.frontend,
				&i2c_bus2->i2c_adap,
				&mygica_x8506_xc5000_config);
		}
		break;
836
	default:
837 838
		printk(KERN_INFO "%s: The frontend of your DVB/ATSC card "
			" isn't supported yet\n",
839 840 841
		       dev->name);
		break;
	}
842
	if (NULL == fe0->dvb.frontend) {
843 844
		printk(KERN_ERR "%s: frontend initialization failed\n",
			dev->name);
845 846
		return -1;
	}
847
	/* define general-purpose callback pointer */
848
	fe0->dvb.frontend->callback = cx23885_tuner_callback;
849 850

	/* Put the analog decoder in standby to keep it quiet */
851
	call_all(dev, tuner, s_standby);
852

853 854
	if (fe0->dvb.frontend->ops.analog_ops.standby)
		fe0->dvb.frontend->ops.analog_ops.standby(fe0->dvb.frontend);
855

856
	/* register everything */
857
	ret = videobuf_dvb_register_bus(&port->frontends, THIS_MODULE, port,
858
		&dev->pci->dev, adapter_nr, 0);
859

860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883
	/* init CI & MAC */
	switch (dev->board) {
	case CX23885_BOARD_NETUP_DUAL_DVBS2_CI: {
		static struct netup_card_info cinfo;

		netup_get_card_info(&dev->i2c_bus[0].i2c_adap, &cinfo);
		memcpy(port->frontends.adapter.proposed_mac,
				cinfo.port[port->nr - 1].mac, 6);
		printk(KERN_INFO "NetUP Dual DVB-S2 CI card port%d MAC="
			"%02X:%02X:%02X:%02X:%02X:%02X\n",
			port->nr,
			port->frontends.adapter.proposed_mac[0],
			port->frontends.adapter.proposed_mac[1],
			port->frontends.adapter.proposed_mac[2],
			port->frontends.adapter.proposed_mac[3],
			port->frontends.adapter.proposed_mac[4],
			port->frontends.adapter.proposed_mac[5]);

		netup_ci_init(port);
		break;
		}
	}

	return ret;
884 885 886 887
}

int cx23885_dvb_register(struct cx23885_tsport *port)
{
888 889

	struct videobuf_dvb_frontend *fe0;
890
	struct cx23885_dev *dev = port->dev;
891 892 893 894 895 896 897 898 899 900 901 902 903
	int err, i;

	/* Here we need to allocate the correct number of frontends,
	 * as reflected in the cards struct. The reality is that currrently
	 * no cx23885 boards support this - yet. But, if we don't modify this
	 * code then the second frontend would never be allocated (later)
	 * and fail with error before the attach in dvb_register().
	 * Without these changes we risk an OOPS later. The changes here
	 * are for safety, and should provide a good foundation for the
	 * future addition of any multi-frontend cx23885 based boards.
	 */
	printk(KERN_INFO "%s() allocating %d frontend(s)\n", __func__,
		port->num_frontends);
904

905
	for (i = 1; i <= port->num_frontends; i++) {
906
		if (videobuf_dvb_alloc_frontend(
907
			&port->frontends, i) == NULL) {
908 909 910 911 912 913 914
			printk(KERN_ERR "%s() failed to alloc\n", __func__);
			return -ENOMEM;
		}

		fe0 = videobuf_dvb_get_frontend(&port->frontends, i);
		if (!fe0)
			err = -EINVAL;
915

916
		dprintk(1, "%s\n", __func__);
917
		dprintk(1, " ->probed by Card=%d Name=%s, PCI %02x:%02x\n",
918 919 920 921
			dev->board,
			dev->name,
			dev->pci_bus,
			dev->pci_slot);
922

923
		err = -ENODEV;
924

925 926
		/* dvb stuff */
		/* We have to init the queue for each frontend on a port. */
927 928 929
		printk(KERN_INFO "%s: cx23885 based dvb card\n", dev->name);
		videobuf_queue_sg_init(&fe0->dvb.dvbq, &dvb_qops,
			    &dev->pci->dev, &port->slock,
930 931
			    V4L2_BUF_TYPE_VIDEO_CAPTURE, V4L2_FIELD_TOP,
			    sizeof(struct cx23885_buffer), port);
932
	}
933 934
	err = dvb_register(port);
	if (err != 0)
935 936
		printk(KERN_ERR "%s() dvb_register failed err = %d\n",
			__func__, err);
937 938 939 940 941 942

	return err;
}

int cx23885_dvb_unregister(struct cx23885_tsport *port)
{
943 944
	struct videobuf_dvb_frontend *fe0;

945 946 947 948 949 950 951
	/* FIXME: in an error condition where the we have
	 * an expected number of frontends (attach problem)
	 * then this might not clean up correctly, if 1
	 * is invalid.
	 * This comment only applies to future boards IF they
	 * implement MFE support.
	 */
952
	fe0 = videobuf_dvb_get_frontend(&port->frontends, 1);
953
	if (fe0->dvb.frontend)
954
		videobuf_dvb_unregister_bus(&port->frontends);
955

956 957 958 959 960
	switch (port->dev->board) {
	case CX23885_BOARD_NETUP_DUAL_DVBS2_CI:
		netup_ci_exit(port);
		break;
	}
961

962 963
	return 0;
}
964