pci.c 72.6 KB
Newer Older
Linus Torvalds's avatar
Linus Torvalds committed
1 2 3 4 5 6 7 8 9 10 11 12 13
/*
 *	PCI Bus Services, see include/linux/pci.h for further explanation.
 *
 *	Copyright 1993 -- 1997 Drew Eckhardt, Frederic Potter,
 *	David Mosberger-Tang
 *
 *	Copyright 1997 -- 2000 Martin Mares <mj@ucw.cz>
 */

#include <linux/kernel.h>
#include <linux/delay.h>
#include <linux/init.h>
#include <linux/pci.h>
14
#include <linux/pm.h>
Linus Torvalds's avatar
Linus Torvalds committed
15 16
#include <linux/module.h>
#include <linux/spinlock.h>
Tim Schmielau's avatar
Tim Schmielau committed
17
#include <linux/string.h>
18
#include <linux/log2.h>
19
#include <linux/pci-aspm.h>
20
#include <linux/pm_wakeup.h>
21
#include <linux/interrupt.h>
Linus Torvalds's avatar
Linus Torvalds committed
22
#include <asm/dma.h>	/* isa_dma_bridge_buggy */
23 24
#include <linux/device.h>
#include <asm/setup.h>
25
#include "pci.h"
Linus Torvalds's avatar
Linus Torvalds committed
26

27 28 29 30 31
const char *pci_power_names[] = {
	"error", "D0", "D1", "D2", "D3hot", "D3cold", "unknown",
};
EXPORT_SYMBOL_GPL(pci_power_names);

32
unsigned int pci_pm_d3_delay = PCI_PM_D3_WAIT;
Linus Torvalds's avatar
Linus Torvalds committed
33

34 35 36 37
#ifdef CONFIG_PCI_DOMAINS
int pci_domains_supported = 1;
#endif

38 39 40 41 42 43
#define DEFAULT_CARDBUS_IO_SIZE		(256)
#define DEFAULT_CARDBUS_MEM_SIZE	(64*1024*1024)
/* pci=cbmemsize=nnM,cbiosize=nn can override this */
unsigned long pci_cardbus_io_size = DEFAULT_CARDBUS_IO_SIZE;
unsigned long pci_cardbus_mem_size = DEFAULT_CARDBUS_MEM_SIZE;

44 45 46 47 48 49
#define DEFAULT_HOTPLUG_IO_SIZE		(256)
#define DEFAULT_HOTPLUG_MEM_SIZE	(2*1024*1024)
/* pci=hpmemsize=nnM,hpiosize=nn can override this */
unsigned long pci_hotplug_io_size  = DEFAULT_HOTPLUG_IO_SIZE;
unsigned long pci_hotplug_mem_size = DEFAULT_HOTPLUG_MEM_SIZE;

Linus Torvalds's avatar
Linus Torvalds committed
50 51 52 53 54 55 56
/**
 * pci_bus_max_busnr - returns maximum PCI bus number of given bus' children
 * @bus: pointer to PCI bus structure to search
 *
 * Given a PCI bus, returns the highest PCI bus number present in the set
 * including the given PCI bus and its list of child PCI buses.
 */
57
unsigned char pci_bus_max_busnr(struct pci_bus* bus)
Linus Torvalds's avatar
Linus Torvalds committed
58 59 60 61
{
	struct list_head *tmp;
	unsigned char max, n;

62
	max = bus->subordinate;
Linus Torvalds's avatar
Linus Torvalds committed
63 64 65 66 67 68 69
	list_for_each(tmp, &bus->children) {
		n = pci_bus_max_busnr(pci_bus_b(tmp));
		if(n > max)
			max = n;
	}
	return max;
}
70
EXPORT_SYMBOL_GPL(pci_bus_max_busnr);
Linus Torvalds's avatar
Linus Torvalds committed
71

72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87
#ifdef CONFIG_HAS_IOMEM
void __iomem *pci_ioremap_bar(struct pci_dev *pdev, int bar)
{
	/*
	 * Make sure the BAR is actually a memory resource, not an IO resource
	 */
	if (!(pci_resource_flags(pdev, bar) & IORESOURCE_MEM)) {
		WARN_ON(1);
		return NULL;
	}
	return ioremap_nocache(pci_resource_start(pdev, bar),
				     pci_resource_len(pdev, bar));
}
EXPORT_SYMBOL_GPL(pci_ioremap_bar);
#endif

88
#if 0
Linus Torvalds's avatar
Linus Torvalds committed
89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109
/**
 * pci_max_busnr - returns maximum PCI bus number
 *
 * Returns the highest PCI bus number present in the system global list of
 * PCI buses.
 */
unsigned char __devinit
pci_max_busnr(void)
{
	struct pci_bus *bus = NULL;
	unsigned char max, n;

	max = 0;
	while ((bus = pci_find_next_bus(bus)) != NULL) {
		n = pci_bus_max_busnr(bus);
		if(n > max)
			max = n;
	}
	return max;
}

110 111
#endif  /*  0  */

112 113 114 115
#define PCI_FIND_CAP_TTL	48

static int __pci_find_next_cap_ttl(struct pci_bus *bus, unsigned int devfn,
				   u8 pos, int cap, int *ttl)
116 117 118
{
	u8 id;

119
	while ((*ttl)--) {
120 121 122 123 124 125 126 127 128 129 130 131 132 133 134
		pci_bus_read_config_byte(bus, devfn, pos, &pos);
		if (pos < 0x40)
			break;
		pos &= ~3;
		pci_bus_read_config_byte(bus, devfn, pos + PCI_CAP_LIST_ID,
					 &id);
		if (id == 0xff)
			break;
		if (id == cap)
			return pos;
		pos += PCI_CAP_LIST_NEXT;
	}
	return 0;
}

135 136 137 138 139 140 141 142
static int __pci_find_next_cap(struct pci_bus *bus, unsigned int devfn,
			       u8 pos, int cap)
{
	int ttl = PCI_FIND_CAP_TTL;

	return __pci_find_next_cap_ttl(bus, devfn, pos, cap, &ttl);
}

143 144 145 146 147 148 149
int pci_find_next_capability(struct pci_dev *dev, u8 pos, int cap)
{
	return __pci_find_next_cap(dev->bus, dev->devfn,
				   pos + PCI_CAP_LIST_NEXT, cap);
}
EXPORT_SYMBOL_GPL(pci_find_next_capability);

150 151
static int __pci_bus_find_cap_start(struct pci_bus *bus,
				    unsigned int devfn, u8 hdr_type)
Linus Torvalds's avatar
Linus Torvalds committed
152 153 154 155 156 157 158 159 160 161
{
	u16 status;

	pci_bus_read_config_word(bus, devfn, PCI_STATUS, &status);
	if (!(status & PCI_STATUS_CAP_LIST))
		return 0;

	switch (hdr_type) {
	case PCI_HEADER_TYPE_NORMAL:
	case PCI_HEADER_TYPE_BRIDGE:
162
		return PCI_CAPABILITY_LIST;
Linus Torvalds's avatar
Linus Torvalds committed
163
	case PCI_HEADER_TYPE_CARDBUS:
164
		return PCI_CB_CAPABILITY_LIST;
Linus Torvalds's avatar
Linus Torvalds committed
165 166 167
	default:
		return 0;
	}
168 169

	return 0;
Linus Torvalds's avatar
Linus Torvalds committed
170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192
}

/**
 * pci_find_capability - query for devices' capabilities 
 * @dev: PCI device to query
 * @cap: capability code
 *
 * Tell if a device supports a given PCI capability.
 * Returns the address of the requested capability structure within the
 * device's PCI configuration space or 0 in case the device does not
 * support it.  Possible values for @cap:
 *
 *  %PCI_CAP_ID_PM           Power Management 
 *  %PCI_CAP_ID_AGP          Accelerated Graphics Port 
 *  %PCI_CAP_ID_VPD          Vital Product Data 
 *  %PCI_CAP_ID_SLOTID       Slot Identification 
 *  %PCI_CAP_ID_MSI          Message Signalled Interrupts
 *  %PCI_CAP_ID_CHSWP        CompactPCI HotSwap 
 *  %PCI_CAP_ID_PCIX         PCI-X
 *  %PCI_CAP_ID_EXP          PCI Express
 */
int pci_find_capability(struct pci_dev *dev, int cap)
{
193 194 195 196 197 198 199
	int pos;

	pos = __pci_bus_find_cap_start(dev->bus, dev->devfn, dev->hdr_type);
	if (pos)
		pos = __pci_find_next_cap(dev->bus, dev->devfn, pos, cap);

	return pos;
Linus Torvalds's avatar
Linus Torvalds committed
200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216
}

/**
 * pci_bus_find_capability - query for devices' capabilities 
 * @bus:   the PCI bus to query
 * @devfn: PCI device to query
 * @cap:   capability code
 *
 * Like pci_find_capability() but works for pci devices that do not have a
 * pci_dev structure set up yet. 
 *
 * Returns the address of the requested capability structure within the
 * device's PCI configuration space or 0 in case the device does not
 * support it.
 */
int pci_bus_find_capability(struct pci_bus *bus, unsigned int devfn, int cap)
{
217
	int pos;
Linus Torvalds's avatar
Linus Torvalds committed
218 219 220 221
	u8 hdr_type;

	pci_bus_read_config_byte(bus, devfn, PCI_HEADER_TYPE, &hdr_type);

222 223 224 225 226
	pos = __pci_bus_find_cap_start(bus, devfn, hdr_type & 0x7f);
	if (pos)
		pos = __pci_find_next_cap(bus, devfn, pos, cap);

	return pos;
Linus Torvalds's avatar
Linus Torvalds committed
227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245
}

/**
 * pci_find_ext_capability - Find an extended capability
 * @dev: PCI device to query
 * @cap: capability code
 *
 * Returns the address of the requested extended capability structure
 * within the device's PCI configuration space or 0 if the device does
 * not support it.  Possible values for @cap:
 *
 *  %PCI_EXT_CAP_ID_ERR		Advanced Error Reporting
 *  %PCI_EXT_CAP_ID_VC		Virtual Channel
 *  %PCI_EXT_CAP_ID_DSN		Device Serial Number
 *  %PCI_EXT_CAP_ID_PWR		Power Budgeting
 */
int pci_find_ext_capability(struct pci_dev *dev, int cap)
{
	u32 header;
246 247
	int ttl;
	int pos = PCI_CFG_SPACE_SIZE;
Linus Torvalds's avatar
Linus Torvalds committed
248

249 250 251 252
	/* minimum 8 bytes per capability */
	ttl = (PCI_CFG_SPACE_EXP_SIZE - PCI_CFG_SPACE_SIZE) / 8;

	if (dev->cfg_size <= PCI_CFG_SPACE_SIZE)
Linus Torvalds's avatar
Linus Torvalds committed
253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269
		return 0;

	if (pci_read_config_dword(dev, pos, &header) != PCIBIOS_SUCCESSFUL)
		return 0;

	/*
	 * If we have no capabilities, this is indicated by cap ID,
	 * cap version and next pointer all being 0.
	 */
	if (header == 0)
		return 0;

	while (ttl-- > 0) {
		if (PCI_EXT_CAP_ID(header) == cap)
			return pos;

		pos = PCI_EXT_CAP_NEXT(header);
270
		if (pos < PCI_CFG_SPACE_SIZE)
Linus Torvalds's avatar
Linus Torvalds committed
271 272 273 274 275 276 277 278
			break;

		if (pci_read_config_dword(dev, pos, &header) != PCIBIOS_SUCCESSFUL)
			break;
	}

	return 0;
}
279
EXPORT_SYMBOL_GPL(pci_find_ext_capability);
Linus Torvalds's avatar
Linus Torvalds committed
280

281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300
static int __pci_find_next_ht_cap(struct pci_dev *dev, int pos, int ht_cap)
{
	int rc, ttl = PCI_FIND_CAP_TTL;
	u8 cap, mask;

	if (ht_cap == HT_CAPTYPE_SLAVE || ht_cap == HT_CAPTYPE_HOST)
		mask = HT_3BIT_CAP_MASK;
	else
		mask = HT_5BIT_CAP_MASK;

	pos = __pci_find_next_cap_ttl(dev->bus, dev->devfn, pos,
				      PCI_CAP_ID_HT, &ttl);
	while (pos) {
		rc = pci_read_config_byte(dev, pos + 3, &cap);
		if (rc != PCIBIOS_SUCCESSFUL)
			return 0;

		if ((cap & mask) == ht_cap)
			return pos;

301 302
		pos = __pci_find_next_cap_ttl(dev->bus, dev->devfn,
					      pos + PCI_CAP_LIST_NEXT,
303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349
					      PCI_CAP_ID_HT, &ttl);
	}

	return 0;
}
/**
 * pci_find_next_ht_capability - query a device's Hypertransport capabilities
 * @dev: PCI device to query
 * @pos: Position from which to continue searching
 * @ht_cap: Hypertransport capability code
 *
 * To be used in conjunction with pci_find_ht_capability() to search for
 * all capabilities matching @ht_cap. @pos should always be a value returned
 * from pci_find_ht_capability().
 *
 * NB. To be 100% safe against broken PCI devices, the caller should take
 * steps to avoid an infinite loop.
 */
int pci_find_next_ht_capability(struct pci_dev *dev, int pos, int ht_cap)
{
	return __pci_find_next_ht_cap(dev, pos + PCI_CAP_LIST_NEXT, ht_cap);
}
EXPORT_SYMBOL_GPL(pci_find_next_ht_capability);

/**
 * pci_find_ht_capability - query a device's Hypertransport capabilities
 * @dev: PCI device to query
 * @ht_cap: Hypertransport capability code
 *
 * Tell if a device supports a given Hypertransport capability.
 * Returns an address within the device's PCI configuration space
 * or 0 in case the device does not support the request capability.
 * The address points to the PCI capability, of type PCI_CAP_ID_HT,
 * which has a Hypertransport capability matching @ht_cap.
 */
int pci_find_ht_capability(struct pci_dev *dev, int ht_cap)
{
	int pos;

	pos = __pci_bus_find_cap_start(dev->bus, dev->devfn, dev->hdr_type);
	if (pos)
		pos = __pci_find_next_ht_cap(dev, pos, ht_cap);

	return pos;
}
EXPORT_SYMBOL_GPL(pci_find_ht_capability);

Linus Torvalds's avatar
Linus Torvalds committed
350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381
/**
 * pci_find_parent_resource - return resource region of parent bus of given region
 * @dev: PCI device structure contains resources to be searched
 * @res: child resource record for which parent is sought
 *
 *  For given resource region of given device, return the resource
 *  region of parent bus the given region is contained in or where
 *  it should be allocated from.
 */
struct resource *
pci_find_parent_resource(const struct pci_dev *dev, struct resource *res)
{
	const struct pci_bus *bus = dev->bus;
	int i;
	struct resource *best = NULL;

	for(i = 0; i < PCI_BUS_NUM_RESOURCES; i++) {
		struct resource *r = bus->resource[i];
		if (!r)
			continue;
		if (res->start && !(res->start >= r->start && res->end <= r->end))
			continue;	/* Not contained */
		if ((res->flags ^ r->flags) & (IORESOURCE_IO | IORESOURCE_MEM))
			continue;	/* Wrong type */
		if (!((res->flags ^ r->flags) & IORESOURCE_PREFETCH))
			return r;	/* Exact match */
		if ((res->flags & IORESOURCE_PREFETCH) && !(r->flags & IORESOURCE_PREFETCH))
			best = r;	/* Approximating prefetchable by non-prefetchable */
	}
	return best;
}

382 383 384 385 386 387 388
/**
 * pci_restore_bars - restore a devices BAR values (e.g. after wake-up)
 * @dev: PCI device to have its BARs restored
 *
 * Restore the BAR values for a given device, so as to make it
 * accessible by its driver.
 */
389
static void
390 391
pci_restore_bars(struct pci_dev *dev)
{
392
	int i;
393

394
	for (i = 0; i < PCI_BRIDGE_RESOURCES; i++)
395
		pci_update_resource(dev, i);
396 397
}

398 399 400 401
static struct pci_platform_pm_ops *pci_platform_pm;

int pci_set_platform_pm(struct pci_platform_pm_ops *ops)
{
402 403
	if (!ops->is_manageable || !ops->set_state || !ops->choose_state
	    || !ops->sleep_wake || !ops->can_wakeup)
404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424
		return -EINVAL;
	pci_platform_pm = ops;
	return 0;
}

static inline bool platform_pci_power_manageable(struct pci_dev *dev)
{
	return pci_platform_pm ? pci_platform_pm->is_manageable(dev) : false;
}

static inline int platform_pci_set_power_state(struct pci_dev *dev,
                                                pci_power_t t)
{
	return pci_platform_pm ? pci_platform_pm->set_state(dev, t) : -ENOSYS;
}

static inline pci_power_t platform_pci_choose_state(struct pci_dev *dev)
{
	return pci_platform_pm ?
			pci_platform_pm->choose_state(dev) : PCI_POWER_ERROR;
}
Randy Dunlap's avatar
Randy Dunlap committed
425

426 427 428 429 430 431 432 433 434 435 436
static inline bool platform_pci_can_wakeup(struct pci_dev *dev)
{
	return pci_platform_pm ? pci_platform_pm->can_wakeup(dev) : false;
}

static inline int platform_pci_sleep_wake(struct pci_dev *dev, bool enable)
{
	return pci_platform_pm ?
			pci_platform_pm->sleep_wake(dev, enable) : -ENODEV;
}

Linus Torvalds's avatar
Linus Torvalds committed
437
/**
438 439 440 441
 * pci_raw_set_power_state - Use PCI PM registers to set the power state of
 *                           given PCI device
 * @dev: PCI device to handle.
 * @state: PCI power state (D0, D1, D2, D3hot) to put the device into.
Linus Torvalds's avatar
Linus Torvalds committed
442
 *
443 444 445 446 447 448
 * RETURN VALUE:
 * -EINVAL if the requested state is invalid.
 * -EIO if device does not support PCI PM or its PM capabilities register has a
 * wrong version, or device doesn't support the requested state.
 * 0 if device already is in the requested state.
 * 0 if device's power state has been successfully changed.
Linus Torvalds's avatar
Linus Torvalds committed
449
 */
450
static int pci_raw_set_power_state(struct pci_dev *dev, pci_power_t state)
Linus Torvalds's avatar
Linus Torvalds committed
451
{
452
	u16 pmcsr;
453
	bool need_restore = false;
Linus Torvalds's avatar
Linus Torvalds committed
454

455 456 457 458
	/* Check if we're already there */
	if (dev->current_state == state)
		return 0;

459
	if (!dev->pm_cap)
460 461
		return -EIO;

462 463 464
	if (state < PCI_D0 || state > PCI_D3hot)
		return -EINVAL;

Linus Torvalds's avatar
Linus Torvalds committed
465 466 467 468
	/* Validate current state:
	 * Can enter D0 from any state, but if we can only go deeper 
	 * to sleep if we're already in a low power state
	 */
469
	if (state != PCI_D0 && dev->current_state <= PCI_D3cold
470
	    && dev->current_state > state) {
471 472
		dev_err(&dev->dev, "invalid power transition "
			"(from state %d to %d)\n", dev->current_state, state);
Linus Torvalds's avatar
Linus Torvalds committed
473
		return -EINVAL;
474
	}
Linus Torvalds's avatar
Linus Torvalds committed
475 476

	/* check if this device supports the desired state */
477 478
	if ((state == PCI_D1 && !dev->d1_support)
	   || (state == PCI_D2 && !dev->d2_support))
479
		return -EIO;
Linus Torvalds's avatar
Linus Torvalds committed
480

481
	pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pmcsr);
482

483
	/* If we're (effectively) in D3, force entire word to 0.
Linus Torvalds's avatar
Linus Torvalds committed
484 485 486
	 * This doesn't affect PME_Status, disables PME_En, and
	 * sets PowerState to 0.
	 */
487
	switch (dev->current_state) {
488 489 490 491 492 493
	case PCI_D0:
	case PCI_D1:
	case PCI_D2:
		pmcsr &= ~PCI_PM_CTRL_STATE_MASK;
		pmcsr |= state;
		break;
494 495
	case PCI_D3hot:
	case PCI_D3cold:
496 497
	case PCI_UNKNOWN: /* Boot-up */
		if ((pmcsr & PCI_PM_CTRL_STATE_MASK) == PCI_D3hot
498
		 && !(pmcsr & PCI_PM_CTRL_NO_SOFT_RESET))
499
			need_restore = true;
500 501
		/* Fall-through: force to D0 */
	default:
502
		pmcsr = 0;
503
		break;
Linus Torvalds's avatar
Linus Torvalds committed
504 505 506
	}

	/* enter specified state */
507
	pci_write_config_word(dev, dev->pm_cap + PCI_PM_CTRL, pmcsr);
Linus Torvalds's avatar
Linus Torvalds committed
508 509 510 511

	/* Mandatory power management transition delays */
	/* see PCI PM 1.1 5.6.1 table 18 */
	if (state == PCI_D3hot || dev->current_state == PCI_D3hot)
512
		msleep(pci_pm_d3_delay);
Linus Torvalds's avatar
Linus Torvalds committed
513
	else if (state == PCI_D2 || dev->current_state == PCI_D2)
514
		udelay(PCI_PM_D2_DELAY);
Linus Torvalds's avatar
Linus Torvalds committed
515

516
	dev->current_state = state;
517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532

	/* According to section 5.4.1 of the "PCI BUS POWER MANAGEMENT
	 * INTERFACE SPECIFICATION, REV. 1.2", a device transitioning
	 * from D3hot to D0 _may_ perform an internal reset, thereby
	 * going to "D0 Uninitialized" rather than "D0 Initialized".
	 * For example, at least some versions of the 3c905B and the
	 * 3c556B exhibit this behaviour.
	 *
	 * At least some laptop BIOSen (e.g. the Thinkpad T21) leave
	 * devices in a D3hot state at boot.  Consequently, we need to
	 * restore at least the BARs so that the device will be
	 * accessible to its driver.
	 */
	if (need_restore)
		pci_restore_bars(dev);

533
	if (dev->bus->self)
534 535
		pcie_aspm_pm_state_change(dev->bus->self);

Linus Torvalds's avatar
Linus Torvalds committed
536 537 538
	return 0;
}

539 540 541 542
/**
 * pci_update_current_state - Read PCI power state of given device from its
 *                            PCI PM registers and cache it
 * @dev: PCI device to handle.
543
 * @state: State to cache in case the device doesn't have the PM capability
544
 */
545
void pci_update_current_state(struct pci_dev *dev, pci_power_t state)
546
{
547
	if (dev->pm_cap) {
548 549
		u16 pmcsr;

550
		pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pmcsr);
551
		dev->current_state = (pmcsr & PCI_PM_CTRL_STATE_MASK);
552 553
	} else {
		dev->current_state = state;
554 555 556
	}
}

557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572
/**
 * pci_platform_power_transition - Use platform to change device power state
 * @dev: PCI device to handle.
 * @state: State to put the device into.
 */
static int pci_platform_power_transition(struct pci_dev *dev, pci_power_t state)
{
	int error;

	if (platform_pci_power_manageable(dev)) {
		error = platform_pci_set_power_state(dev, state);
		if (!error)
			pci_update_current_state(dev, state);
	} else {
		error = -ENODEV;
		/* Fall back to PCI_D0 if native PM is not supported */
573 574
		if (!dev->pm_cap)
			dev->current_state = PCI_D0;
575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604
	}

	return error;
}

/**
 * __pci_start_power_transition - Start power transition of a PCI device
 * @dev: PCI device to handle.
 * @state: State to put the device into.
 */
static void __pci_start_power_transition(struct pci_dev *dev, pci_power_t state)
{
	if (state == PCI_D0)
		pci_platform_power_transition(dev, PCI_D0);
}

/**
 * __pci_complete_power_transition - Complete power transition of a PCI device
 * @dev: PCI device to handle.
 * @state: State to put the device into.
 *
 * This function should not be called directly by device drivers.
 */
int __pci_complete_power_transition(struct pci_dev *dev, pci_power_t state)
{
	return state > PCI_D0 ?
			pci_platform_power_transition(dev, state) : -EINVAL;
}
EXPORT_SYMBOL_GPL(__pci_complete_power_transition);

605 606 607 608 609
/**
 * pci_set_power_state - Set the power state of a PCI device
 * @dev: PCI device to handle.
 * @state: PCI power state (D0, D1, D2, D3hot) to put the device into.
 *
610
 * Transition a device to a new power state, using the platform firmware and/or
611 612 613 614 615 616 617 618 619 620 621
 * the device's PCI PM registers.
 *
 * RETURN VALUE:
 * -EINVAL if the requested state is invalid.
 * -EIO if device does not support PCI PM or its PM capabilities register has a
 * wrong version, or device doesn't support the requested state.
 * 0 if device already is in the requested state.
 * 0 if device's power state has been successfully changed.
 */
int pci_set_power_state(struct pci_dev *dev, pci_power_t state)
{
622
	int error;
623 624 625 626 627 628 629 630 631 632 633 634 635 636

	/* bound the state we're entering */
	if (state > PCI_D3hot)
		state = PCI_D3hot;
	else if (state < PCI_D0)
		state = PCI_D0;
	else if ((state == PCI_D1 || state == PCI_D2) && pci_no_d1d2(dev))
		/*
		 * If the device or the parent bridge do not support PCI PM,
		 * ignore the request if we're doing anything other than putting
		 * it into D0 (which would only happen on boot).
		 */
		return 0;

637 638 639 640
	/* Check if we're already there */
	if (dev->current_state == state)
		return 0;

641 642
	__pci_start_power_transition(dev, state);

643 644 645 646
	/* This device is quirked not to be put into D3, so
	   don't put it in D3 */
	if (state == PCI_D3hot && (dev->dev_flags & PCI_DEV_FLAGS_NO_D3))
		return 0;
647

648
	error = pci_raw_set_power_state(dev, state);
649

650 651
	if (!__pci_complete_power_transition(dev, state))
		error = 0;
652 653 654 655

	return error;
}

Linus Torvalds's avatar
Linus Torvalds committed
656 657 658 659 660 661 662 663 664 665 666 667
/**
 * pci_choose_state - Choose the power state of a PCI device
 * @dev: PCI device to be suspended
 * @state: target sleep state for the whole system. This is the value
 *	that is passed to suspend() function.
 *
 * Returns PCI power state suitable for given device and given system
 * message.
 */

pci_power_t pci_choose_state(struct pci_dev *dev, pm_message_t state)
{
668
	pci_power_t ret;
669

Linus Torvalds's avatar
Linus Torvalds committed
670 671 672
	if (!pci_find_capability(dev, PCI_CAP_ID_PM))
		return PCI_D0;

673 674 675
	ret = platform_pci_choose_state(dev);
	if (ret != PCI_POWER_ERROR)
		return ret;
676 677 678 679 680

	switch (state.event) {
	case PM_EVENT_ON:
		return PCI_D0;
	case PM_EVENT_FREEZE:
681 682
	case PM_EVENT_PRETHAW:
		/* REVISIT both freeze and pre-thaw "should" use D0 */
683
	case PM_EVENT_SUSPEND:
684
	case PM_EVENT_HIBERNATE:
685
		return PCI_D3hot;
Linus Torvalds's avatar
Linus Torvalds committed
686
	default:
687 688
		dev_info(&dev->dev, "unrecognized suspend event %d\n",
			 state.event);
Linus Torvalds's avatar
Linus Torvalds committed
689 690 691 692 693 694 695
		BUG();
	}
	return PCI_D0;
}

EXPORT_SYMBOL(pci_choose_state);

696 697
#define PCI_EXP_SAVE_REGS	7

698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719
#define pcie_cap_has_devctl(type, flags)	1
#define pcie_cap_has_lnkctl(type, flags)		\
		((flags & PCI_EXP_FLAGS_VERS) > 1 ||	\
		 (type == PCI_EXP_TYPE_ROOT_PORT ||	\
		  type == PCI_EXP_TYPE_ENDPOINT ||	\
		  type == PCI_EXP_TYPE_LEG_END))
#define pcie_cap_has_sltctl(type, flags)		\
		((flags & PCI_EXP_FLAGS_VERS) > 1 ||	\
		 ((type == PCI_EXP_TYPE_ROOT_PORT) ||	\
		  (type == PCI_EXP_TYPE_DOWNSTREAM &&	\
		   (flags & PCI_EXP_FLAGS_SLOT))))
#define pcie_cap_has_rtctl(type, flags)			\
		((flags & PCI_EXP_FLAGS_VERS) > 1 ||	\
		 (type == PCI_EXP_TYPE_ROOT_PORT ||	\
		  type == PCI_EXP_TYPE_RC_EC))
#define pcie_cap_has_devctl2(type, flags)		\
		((flags & PCI_EXP_FLAGS_VERS) > 1)
#define pcie_cap_has_lnkctl2(type, flags)		\
		((flags & PCI_EXP_FLAGS_VERS) > 1)
#define pcie_cap_has_sltctl2(type, flags)		\
		((flags & PCI_EXP_FLAGS_VERS) > 1)

720 721 722 723 724
static int pci_save_pcie_state(struct pci_dev *dev)
{
	int pos, i = 0;
	struct pci_cap_saved_state *save_state;
	u16 *cap;
725
	u16 flags;
726 727 728 729 730

	pos = pci_find_capability(dev, PCI_CAP_ID_EXP);
	if (pos <= 0)
		return 0;

731
	save_state = pci_find_saved_cap(dev, PCI_CAP_ID_EXP);
732
	if (!save_state) {
733
		dev_err(&dev->dev, "buffer not found in %s\n", __func__);
734 735 736 737
		return -ENOMEM;
	}
	cap = (u16 *)&save_state->data[0];

738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753
	pci_read_config_word(dev, pos + PCI_EXP_FLAGS, &flags);

	if (pcie_cap_has_devctl(dev->pcie_type, flags))
		pci_read_config_word(dev, pos + PCI_EXP_DEVCTL, &cap[i++]);
	if (pcie_cap_has_lnkctl(dev->pcie_type, flags))
		pci_read_config_word(dev, pos + PCI_EXP_LNKCTL, &cap[i++]);
	if (pcie_cap_has_sltctl(dev->pcie_type, flags))
		pci_read_config_word(dev, pos + PCI_EXP_SLTCTL, &cap[i++]);
	if (pcie_cap_has_rtctl(dev->pcie_type, flags))
		pci_read_config_word(dev, pos + PCI_EXP_RTCTL, &cap[i++]);
	if (pcie_cap_has_devctl2(dev->pcie_type, flags))
		pci_read_config_word(dev, pos + PCI_EXP_DEVCTL2, &cap[i++]);
	if (pcie_cap_has_lnkctl2(dev->pcie_type, flags))
		pci_read_config_word(dev, pos + PCI_EXP_LNKCTL2, &cap[i++]);
	if (pcie_cap_has_sltctl2(dev->pcie_type, flags))
		pci_read_config_word(dev, pos + PCI_EXP_SLTCTL2, &cap[i++]);
754

755 756 757 758 759 760 761 762
	return 0;
}

static void pci_restore_pcie_state(struct pci_dev *dev)
{
	int i = 0, pos;
	struct pci_cap_saved_state *save_state;
	u16 *cap;
763
	u16 flags;
764 765 766 767 768 769 770

	save_state = pci_find_saved_cap(dev, PCI_CAP_ID_EXP);
	pos = pci_find_capability(dev, PCI_CAP_ID_EXP);
	if (!save_state || pos <= 0)
		return;
	cap = (u16 *)&save_state->data[0];

771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786
	pci_read_config_word(dev, pos + PCI_EXP_FLAGS, &flags);

	if (pcie_cap_has_devctl(dev->pcie_type, flags))
		pci_write_config_word(dev, pos + PCI_EXP_DEVCTL, cap[i++]);
	if (pcie_cap_has_lnkctl(dev->pcie_type, flags))
		pci_write_config_word(dev, pos + PCI_EXP_LNKCTL, cap[i++]);
	if (pcie_cap_has_sltctl(dev->pcie_type, flags))
		pci_write_config_word(dev, pos + PCI_EXP_SLTCTL, cap[i++]);
	if (pcie_cap_has_rtctl(dev->pcie_type, flags))
		pci_write_config_word(dev, pos + PCI_EXP_RTCTL, cap[i++]);
	if (pcie_cap_has_devctl2(dev->pcie_type, flags))
		pci_write_config_word(dev, pos + PCI_EXP_DEVCTL2, cap[i++]);
	if (pcie_cap_has_lnkctl2(dev->pcie_type, flags))
		pci_write_config_word(dev, pos + PCI_EXP_LNKCTL2, cap[i++]);
	if (pcie_cap_has_sltctl2(dev->pcie_type, flags))
		pci_write_config_word(dev, pos + PCI_EXP_SLTCTL2, cap[i++]);
787 788
}

789 790 791

static int pci_save_pcix_state(struct pci_dev *dev)
{
792
	int pos;
793 794 795 796 797 798
	struct pci_cap_saved_state *save_state;

	pos = pci_find_capability(dev, PCI_CAP_ID_PCIX);
	if (pos <= 0)
		return 0;

799
	save_state = pci_find_saved_cap(dev, PCI_CAP_ID_PCIX);
800
	if (!save_state) {
801
		dev_err(&dev->dev, "buffer not found in %s\n", __func__);
802 803 804
		return -ENOMEM;
	}

805 806
	pci_read_config_word(dev, pos + PCI_X_CMD, (u16 *)save_state->data);

807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825
	return 0;
}

static void pci_restore_pcix_state(struct pci_dev *dev)
{
	int i = 0, pos;
	struct pci_cap_saved_state *save_state;
	u16 *cap;

	save_state = pci_find_saved_cap(dev, PCI_CAP_ID_PCIX);
	pos = pci_find_capability(dev, PCI_CAP_ID_PCIX);
	if (!save_state || pos <= 0)
		return;
	cap = (u16 *)&save_state->data[0];

	pci_write_config_word(dev, pos + PCI_X_CMD, cap[i++]);
}


Linus Torvalds's avatar
Linus Torvalds committed
826 827 828 829 830 831 832 833 834 835 836
/**
 * pci_save_state - save the PCI configuration space of a device before suspending
 * @dev: - PCI device that we're dealing with
 */
int
pci_save_state(struct pci_dev *dev)
{
	int i;
	/* XXX: 100% dword access ok here? */
	for (i = 0; i < 16; i++)
		pci_read_config_dword(dev, i * 4,&dev->saved_config_space[i]);
837
	dev->state_saved = true;
838 839
	if ((i = pci_save_pcie_state(dev)) != 0)
		return i;
840 841
	if ((i = pci_save_pcix_state(dev)) != 0)
		return i;
Linus Torvalds's avatar
Linus Torvalds committed
842 843 844 845 846 847 848 849 850 851 852
	return 0;
}

/** 
 * pci_restore_state - Restore the saved state of a PCI device
 * @dev: - PCI device that we're dealing with
 */
int 
pci_restore_state(struct pci_dev *dev)
{
	int i;
853
	u32 val;
Linus Torvalds's avatar
Linus Torvalds committed
854

855 856
	if (!dev->state_saved)
		return 0;
857

858 859 860
	/* PCI Express register must be restored first */
	pci_restore_pcie_state(dev);

861 862 863 864 865
	/*
	 * The Base Address register should be programmed before the command
	 * register(s)
	 */
	for (i = 15; i >= 0; i--) {
866 867
		pci_read_config_dword(dev, i * 4, &val);
		if (val != dev->saved_config_space[i]) {
868 869 870
			dev_printk(KERN_DEBUG, &dev->dev, "restoring config "
				"space at offset %#x (was %#x, writing %#x)\n",
				i, val, (int)dev->saved_config_space[i]);
871 872 873 874
			pci_write_config_dword(dev,i * 4,
				dev->saved_config_space[i]);
		}
	}
875
	pci_restore_pcix_state(dev);
876
	pci_restore_msi_state(dev);
Yu Zhao's avatar
Yu Zhao committed
877
	pci_restore_iov_state(dev);
878

879 880
	dev->state_saved = false;

Linus Torvalds's avatar
Linus Torvalds committed
881 882 883
	return 0;
}

884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899
static int do_pci_enable_device(struct pci_dev *dev, int bars)
{
	int err;

	err = pci_set_power_state(dev, PCI_D0);
	if (err < 0 && err != -EIO)
		return err;
	err = pcibios_enable_device(dev, bars);
	if (err < 0)
		return err;
	pci_fixup_device(pci_fixup_enable, dev);

	return 0;
}

/**
900
 * pci_reenable_device - Resume abandoned device
901 902 903 904 905
 * @dev: PCI device to be resumed
 *
 *  Note this function is a backend of pci_default_resume and is not supposed
 *  to be called by normal code, write proper resume handler and use it instead.
 */
906
int pci_reenable_device(struct pci_dev *dev)
907
{
908
	if (pci_is_enabled(dev))
909 910 911 912
		return do_pci_enable_device(dev, (1 << PCI_NUM_RESOURCES) - 1);
	return 0;
}

913 914
static int __pci_enable_device_flags(struct pci_dev *dev,
				     resource_size_t flags)
Linus Torvalds's avatar
Linus Torvalds committed
915 916
{
	int err;
917
	int i, bars = 0;
Linus Torvalds's avatar
Linus Torvalds committed
918

919 920 921
	if (atomic_add_return(1, &dev->enable_cnt) > 1)
		return 0;		/* already enabled */

922 923 924 925
	for (i = 0; i < DEVICE_COUNT_RESOURCE; i++)
		if (dev->resource[i].flags & flags)
			bars |= (1 << i);

926
	err = do_pci_enable_device(dev, bars);
927
	if (err < 0)
928
		atomic_dec(&dev->enable_cnt);
929
	return err;
Linus Torvalds's avatar
Linus Torvalds committed
930 931
}

932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957
/**
 * pci_enable_device_io - Initialize a device for use with IO space
 * @dev: PCI device to be initialized
 *
 *  Initialize device before it's used by a driver. Ask low-level code
 *  to enable I/O resources. Wake up the device if it was suspended.
 *  Beware, this function can fail.
 */
int pci_enable_device_io(struct pci_dev *dev)
{
	return __pci_enable_device_flags(dev, IORESOURCE_IO);
}

/**
 * pci_enable_device_mem - Initialize a device for use with Memory space
 * @dev: PCI device to be initialized
 *
 *  Initialize device before it's used by a driver. Ask low-level code
 *  to enable Memory resources. Wake up the device if it was suspended.
 *  Beware, this function can fail.
 */
int pci_enable_device_mem(struct pci_dev *dev)
{
	return __pci_enable_device_flags(dev, IORESOURCE_MEM);
}

958 959 960 961 962 963 964 965 966 967 968 969 970
/**
 * pci_enable_device - Initialize device before it's used by a driver.
 * @dev: PCI device to be initialized
 *
 *  Initialize device before it's used by a driver. Ask low-level code
 *  to enable I/O and memory. Wake up the device if it was suspended.
 *  Beware, this function can fail.
 *
 *  Note we don't actually enable the device many times if we call
 *  this function repeatedly (we just increment the count).
 */
int pci_enable_device(struct pci_dev *dev)
{
971
	return __pci_enable_device_flags(dev, IORESOURCE_MEM | IORESOURCE_IO);
972 973
}

974 975 976 977 978 979 980
/*
 * Managed PCI resources.  This manages device on/off, intx/msi/msix
 * on/off and BAR regions.  pci_dev itself records msi/msix status, so
 * there's no need to track it separately.  pci_devres is initialized
 * when a device is enabled using managed PCI device enable interface.
 */
struct pci_devres {
981 982
	unsigned int enabled:1;
	unsigned int pinned:1;
983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005
	unsigned int orig_intx:1;
	unsigned int restore_intx:1;
	u32 region_mask;
};

static void pcim_release(struct device *gendev, void *res)
{
	struct pci_dev *dev = container_of(gendev, struct pci_dev, dev);
	struct pci_devres *this = res;
	int i;

	if (dev->msi_enabled)
		pci_disable_msi(dev);
	if (dev->msix_enabled)
		pci_disable_msix(dev);

	for (i = 0; i < DEVICE_COUNT_RESOURCE; i++)
		if (this->region_mask & (1 << i))
			pci_release_region(dev, i);

	if (this->restore_intx)
		pci_intx(dev, this->orig_intx);

1006
	if (this->enabled && !this->pinned)
1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044
		pci_disable_device(dev);
}

static struct pci_devres * get_pci_dr(struct pci_dev *pdev)
{
	struct pci_devres *dr, *new_dr;

	dr = devres_find(&pdev->dev, pcim_release, NULL, NULL);
	if (dr)
		return dr;

	new_dr = devres_alloc(pcim_release, sizeof(*new_dr), GFP_KERNEL);
	if (!new_dr)
		return NULL;
	return devres_get(&pdev->dev, new_dr, NULL, NULL);
}

static struct pci_devres * find_pci_dr(struct pci_dev *pdev)
{
	if (pci_is_managed(pdev))
		return devres_find(&pdev->dev, pcim_release, NULL, NULL);
	return NULL;
}

/**
 * pcim_enable_device - Managed pci_enable_device()
 * @pdev: PCI device to be initialized
 *
 * Managed pci_enable_device().
 */
int pcim_enable_device(struct pci_dev *pdev)
{
	struct pci_devres *dr;
	int rc;

	dr = get_pci_dr(pdev);
	if (unlikely(!dr))
		return -ENOMEM;
1045 1046
	if (dr->enabled)
		return 0;
1047 1048 1049 1050

	rc = pci_enable_device(pdev);
	if (!rc) {
		pdev->is_managed = 1;
1051
		dr->enabled = 1;
1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068
	}
	return rc;
}

/**
 * pcim_pin_device - Pin managed PCI device
 * @pdev: PCI device to pin
 *
 * Pin managed PCI device @pdev.  Pinned device won't be disabled on
 * driver detach.  @pdev must have been enabled with
 * pcim_enable_device().
 */
void pcim_pin_device(struct pci_dev *pdev)
{
	struct pci_devres *dr;

	dr = find_pci_dr(pdev);
1069
	WARN_ON(!dr || !dr->enabled);
1070
	if (dr)
1071
		dr->pinned = 1;
1072 1073
}

Linus Torvalds's avatar
Linus Torvalds committed
1074 1075 1076 1077 1078 1079 1080 1081 1082 1083
/**
 * pcibios_disable_device - disable arch specific PCI resources for device dev
 * @dev: the PCI device to disable
 *
 * Disables architecture specific PCI resources for the device. This
 * is the default implementation. Architecture implementations can
 * override this.
 */
void __attribute__ ((weak)) pcibios_disable_device (struct pci_dev *dev) {}

1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105
static void do_pci_disable_device(struct pci_dev *dev)
{
	u16 pci_command;

	pci_read_config_word(dev, PCI_COMMAND, &pci_command);
	if (pci_command & PCI_COMMAND_MASTER) {
		pci_command &= ~PCI_COMMAND_MASTER;
		pci_write_config_word(dev, PCI_COMMAND, pci_command);
	}

	pcibios_disable_device(dev);
}

/**
 * pci_disable_enabled_device - Disable device without updating enable_cnt
 * @dev: PCI device to disable
 *
 * NOTE: This function is a backend of PCI power management routines and is
 * not supposed to be called drivers.
 */
void pci_disable_enabled_device(struct pci_dev *dev)
{
1106
	if (pci_is_enabled(dev))
1107 1108 1109
		do_pci_disable_device(dev);
}

Linus Torvalds's avatar
Linus Torvalds committed
1110 1111 1112 1113 1114 1115
/**
 * pci_disable_device - Disable PCI device after use
 * @dev: PCI device to be disabled
 *
 * Signal to the system that the PCI device is not in use by the system
 * anymore.  This only involves disabling PCI bus-mastering, if active.
1116 1117 1118
 *
 * Note we don't actually disable the device until all callers of
 * pci_device_enable() have called pci_device_disable().
Linus Torvalds's avatar
Linus Torvalds committed
1119 1120 1121 1122
 */
void
pci_disable_device(struct pci_dev *dev)
{
1123
	struct pci_devres *dr;
1124

1125 1126
	dr = find_pci_dr(dev);
	if (dr)
1127
		dr->enabled = 0;
1128

1129 1130 1131
	if (atomic_sub_return(1, &dev->enable_cnt) != 0)
		return;

1132
	do_pci_disable_device(dev);
Linus Torvalds's avatar
Linus Torvalds committed
1133

1134
	dev->is_busmaster = 0;
Linus Torvalds's avatar
Linus Torvalds committed
1135 1136
}

Brian King's avatar
Brian King committed
1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164
/**
 * pcibios_set_pcie_reset_state - set reset state for device dev
 * @dev: the PCI-E device reset
 * @state: Reset state to enter into
 *
 *
 * Sets the PCI-E reset state for the device. This is the default
 * implementation. Architecture implementations can override this.
 */
int __attribute__ ((weak)) pcibios_set_pcie_reset_state(struct pci_dev *dev,
							enum pcie_reset_state state)
{
	return -EINVAL;
}

/**
 * pci_set_pcie_reset_state - set reset state for device dev
 * @dev: the PCI-E device reset
 * @state: Reset state to enter into
 *
 *
 * Sets the PCI reset state for the device.
 */
int pci_set_pcie_reset_state(struct pci_dev *dev, enum pcie_reset_state state)
{
	return pcibios_set_pcie_reset_state(dev, state);
}

1165 1166 1167 1168 1169
/**
 * pci_pme_capable - check the capability of PCI device to generate PME#
 * @dev: PCI device to handle.
 * @state: PCI state from which device will issue PME#.
 */
1170
bool pci_pme_capable(struct pci_dev *dev, pci_power_t state)
1171
{
1172
	if (!dev->pm_cap)
1173 1174
		return false;

1175
	return !!(dev->pme_support & (1 << state));
1176 1177 1178 1179 1180 1181 1182 1183 1184 1185
}

/**
 * pci_pme_active - enable or disable PCI device's PME# function
 * @dev: PCI device to handle.
 * @enable: 'true' to enable PME# generation; 'false' to disable it.
 *
 * The caller must verify that the device is capable of generating PME# before
 * calling this function with @enable equal to 'true'.
 */
1186
void pci_pme_active(struct pci_dev *dev, bool enable)
1187 1188 1189
{
	u16 pmcsr;

1190
	if (!dev->pm_cap)
1191 1192
		return;

1193
	pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pmcsr);
1194 1195 1196 1197 1198
	/* Clear PME_Status by writing 1 to it and enable PME# */
	pmcsr |= PCI_PM_CTRL_PME_STATUS | PCI_PM_CTRL_PME_ENABLE;
	if (!enable)
		pmcsr &= ~PCI_PM_CTRL_PME_ENABLE;

1199
	pci_write_config_word(dev, dev->pm_cap + PCI_PM_CTRL, pmcsr);
1200 1201 1202 1203 1204

	dev_printk(KERN_INFO, &dev->dev, "PME# %s\n",
			enable ? "enabled" : "disabled");
}

Linus Torvalds's avatar
Linus Torvalds committed
1205
/**
1206 1207 1208 1209 1210 1211 1212 1213 1214 1215
 * pci_enable_wake - enable PCI device as wakeup event source
 * @dev: PCI device affected
 * @state: PCI state from which device will issue wakeup events
 * @enable: True to enable event generation; false to disable
 *
 * This enables the device as a wakeup event source, or disables it.
 * When such events involves platform-specific hooks, those hooks are
 * called automatically by this routine.
 *
 * Devices with legacy power management (no standard PCI PM capabilities)
1216
 * always require such platform hooks.
1217
 *
1218 1219 1220 1221 1222
 * RETURN VALUE:
 * 0 is returned on success
 * -EINVAL is returned if device is not supposed to wake up the system
 * Error code depending on the platform is returned if both the platform and
 * the native mechanism fail to enable the generation of wake-up events
Linus Torvalds's avatar
Linus Torvalds committed
1223
 */
1224
int pci_enable_wake(struct pci_dev *dev, pci_power_t state, bool enable)
Linus Torvalds's avatar
Linus Torvalds committed
1225
{
1226
	int ret = 0;
1227

1228
	if (enable && !device_may_wakeup(&dev->dev))
1229
		return -EINVAL;
Linus Torvalds's avatar
Linus Torvalds committed
1230

1231 1232 1233 1234
	/* Don't do the same thing twice in a row for one device. */
	if (!!enable == !!dev->wakeup_prepared)
		return 0;

1235 1236 1237 1238
	/*
	 * According to "PCI System Architecture" 4th ed. by Tom Shanley & Don
	 * Anderson we should be doing PME# wake enable followed by ACPI wake
	 * enable.  To disable wake-up we call the platform first, for symmetry.
1239
	 */
Linus Torvalds's avatar
Linus Torvalds committed
1240

1241 1242
	if (enable) {
		int error;
Linus Torvalds's avatar
Linus Torvalds committed
1243

1244 1245 1246 1247
		if (pci_pme_capable(dev, state))
			pci_pme_active(dev, true);
		else
			ret = 1;
1248
		error = platform_pci_sleep_wake(dev, true);
1249 1250
		if (ret)
			ret = error;
1251 1252
		if (!ret)
			dev->wakeup_prepared = true;
1253 1254 1255
	} else {
		platform_pci_sleep_wake(dev, false);
		pci_pme_active(dev, false);
1256
		dev->wakeup_prepared = false;
1257
	}
Linus Torvalds's avatar
Linus Torvalds committed
1258

1259
	return ret;
1260
}
Linus Torvalds's avatar
Linus Torvalds committed
1261

1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282
/**
 * pci_wake_from_d3 - enable/disable device to wake up from D3_hot or D3_cold
 * @dev: PCI device to prepare
 * @enable: True to enable wake-up event generation; false to disable
 *
 * Many drivers want the device to wake up the system from D3_hot or D3_cold
 * and this function allows them to set that up cleanly - pci_enable_wake()
 * should not be called twice in a row to enable wake-up due to PCI PM vs ACPI
 * ordering constraints.
 *
 * This function only returns error code if the device is not capable of
 * generating PME# from both D3_hot and D3_cold, and the platform is unable to
 * enable wake-up power for it.
 */
int pci_wake_from_d3(struct pci_dev *dev, bool enable)
{
	return pci_pme_capable(dev, PCI_D3cold) ?
			pci_enable_wake(dev, PCI_D3cold, enable) :
			pci_enable_wake(dev, PCI_D3hot, enable);
}

1283
/**
1284 1285 1286 1287 1288 1289
 * pci_target_state - find an appropriate low power state for a given PCI dev
 * @dev: PCI device
 *
 * Use underlying platform code to find a supported low power state for @dev.
 * If the platform can't manage @dev, return the deepest state from which it
 * can generate wake events, based on any available PME info.
1290
 */
1291
pci_power_t pci_target_state(struct pci_dev *dev)
1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312
{
	pci_power_t target_state = PCI_D3hot;

	if (platform_pci_power_manageable(dev)) {
		/*
		 * Call the platform to choose the target state of the device
		 * and enable wake-up from this state if supported.
		 */
		pci_power_t state = platform_pci_choose_state(dev);

		switch (state) {
		case PCI_POWER_ERROR:
		case PCI_UNKNOWN:
			break;
		case PCI_D1:
		case PCI_D2:
			if (pci_no_d1d2(dev))
				break;
		default:
			target_state = state;
		}
1313 1314
	} else if (!dev->pm_cap) {
		target_state = PCI_D0;
1315 1316 1317 1318 1319 1320
	} else if (device_may_wakeup(&dev->dev)) {
		/*
		 * Find the deepest state from which the device can generate
		 * wake-up events, make it the target state and enable device
		 * to generate PME#.
		 */
1321 1322 1323 1324
		if (dev->pme_support) {
			while (target_state
			      && !(dev->pme_support & (1 << target_state)))
				target_state--;
1325 1326 1327
		}
	}

1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346
	return target_state;
}

/**
 * pci_prepare_to_sleep - prepare PCI device for system-wide transition into a sleep state
 * @dev: Device to handle.
 *
 * Choose the power state appropriate for the device depending on whether
 * it can wake up the system and/or is power manageable by the platform
 * (PCI_D3hot is the default) and put the device into that state.
 */
int pci_prepare_to_sleep(struct pci_dev *dev)
{
	pci_power_t target_state = pci_target_state(dev);
	int error;

	if (target_state == PCI_POWER_ERROR)
		return -EIO;

1347
	pci_enable_wake(dev, target_state, device_may_wakeup(&dev->dev));
1348

1349 1350 1351 1352 1353 1354 1355 1356 1357
	error = pci_set_power_state(dev, target_state);

	if (error)
		pci_enable_wake(dev, target_state, false);

	return error;
}

/**
Randy Dunlap's avatar
Randy Dunlap committed
1358
 * pci_back_from_sleep - turn PCI device on during system-wide transition into working state
1359 1360 1361 1362 1363 1364 1365 1366 1367 1368
 * @dev: Device to handle.
 *
 * Disable device's sytem wake-up capability and put it into D0.
 */
int pci_back_from_sleep(struct pci_dev *dev)
{
	pci_enable_wake(dev, PCI_D0, false);
	return pci_set_power_state(dev, PCI_D0);
}

1369 1370 1371 1372 1373 1374 1375 1376
/**
 * pci_pm_init - Initialize PM functions of given PCI device
 * @dev: PCI device to handle.
 */
void pci_pm_init(struct pci_dev *dev)
{
	int pm;
	u16 pmc;
Linus Torvalds's avatar
Linus Torvalds committed
1377

1378
	dev->wakeup_prepared = false;
1379 1380
	dev->pm_cap = 0;

1381 1382 1383
	/* find PCI PM capability in list */
	pm = pci_find_capability(dev, PCI_CAP_ID_PM);
	if (!pm)
1384
		return;
1385 1386
	/* Check device's ability to generate PME# */
	pci_read_config_word(dev, pm + PCI_PM_PMC, &pmc);
1387

1388 1389 1390
	if ((pmc & PCI_PM_CAP_VER_MASK) > 3) {
		dev_err(&dev->dev, "unsupported PM cap regs version (%u)\n",
			pmc & PCI_PM_CAP_VER_MASK);
1391
		return;
1392 1393
	}

1394 1395 1396 1397 1398
	dev->pm_cap = pm;

	dev->d1_support = false;
	dev->d2_support = false;
	if (!pci_no_d1d2(dev)) {
1399
		if (pmc & PCI_PM_CAP_D1)
1400
			dev->d1_support = true;
1401
		if (pmc & PCI_PM_CAP_D2)
1402
			dev->d2_support = true;
1403 1404 1405

		if (dev->d1_support || dev->d2_support)
			dev_printk(KERN_DEBUG, &dev->dev, "supports%s%s\n",
1406 1407
				   dev->d1_support ? " D1" : "",
				   dev->d2_support ? " D2" : "");
1408 1409 1410 1411
	}

	pmc &= PCI_PM_CAP_PME_MASK;
	if (pmc) {
1412 1413 1414 1415 1416 1417
		dev_info(&dev->dev, "PME# supported from%s%s%s%s%s\n",
			 (pmc & PCI_PM_CAP_PME_D0) ? " D0" : "",
			 (pmc & PCI_PM_CAP_PME_D1) ? " D1" : "",
			 (pmc & PCI_PM_CAP_PME_D2) ? " D2" : "",
			 (pmc & PCI_PM_CAP_PME_D3) ? " D3hot" : "",
			 (pmc & PCI_PM_CAP_PME_D3cold) ? " D3cold" : "");
1418
		dev->pme_support = pmc >> PCI_PM_CAP_PME_SHIFT;
1419 1420 1421 1422 1423 1424 1425
		/*
		 * Make device's PM flags reflect the wake-up capability, but
		 * let the user space enable it to wake up the system as needed.
		 */
		device_set_wakeup_capable(&dev->dev, true);
		device_set_wakeup_enable(&dev->dev, false);
		/* Disable the PME# generation functionality */
1426 1427 1428
		pci_pme_active(dev, false);
	} else {
		dev->pme_support = 0;
1429
	}
Linus Torvalds's avatar
Linus Torvalds committed
1430 1431
}

1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451
/**
 * platform_pci_wakeup_init - init platform wakeup if present
 * @dev: PCI device
 *
 * Some devices don't have PCI PM caps but can still generate wakeup
 * events through platform methods (like ACPI events).  If @dev supports
 * platform wakeup events, set the device flag to indicate as much.  This
 * may be redundant if the device also supports PCI PM caps, but double
 * initialization should be safe in that case.
 */
void platform_pci_wakeup_init(struct pci_dev *dev)
{
	if (!platform_pci_can_wakeup(dev))
		return;

	device_set_wakeup_capable(&dev->dev, true);
	device_set_wakeup_enable(&dev->dev, false);
	platform_pci_sleep_wake(dev, false);
}

1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485
/**
 * pci_add_save_buffer - allocate buffer for saving given capability registers
 * @dev: the PCI device
 * @cap: the capability to allocate the buffer for
 * @size: requested size of the buffer
 */
static int pci_add_cap_save_buffer(
	struct pci_dev *dev, char cap, unsigned int size)
{
	int pos;
	struct pci_cap_saved_state *save_state;

	pos = pci_find_capability(dev, cap);
	if (pos <= 0)
		return 0;

	save_state = kzalloc(sizeof(*save_state) + size, GFP_KERNEL);
	if (!save_state)
		return -ENOMEM;

	save_state->cap_nr = cap;
	pci_add_saved_cap(dev, save_state);

	return 0;
}

/**
 * pci_allocate_cap_save_buffers - allocate buffers for saving capabilities
 * @dev: the PCI device
 */
void pci_allocate_cap_save_buffers(struct pci_dev *dev)
{
	int error;

1486 1487
	error = pci_add_cap_save_buffer(dev, PCI_CAP_ID_EXP,
					PCI_EXP_SAVE_REGS * sizeof(u16));
1488 1489 1490 1491 1492 1493 1494 1495 1496 1497
	if (error)
		dev_err(&dev->dev,
			"unable to preallocate PCI Express save buffer\n");

	error = pci_add_cap_save_buffer(dev, PCI_CAP_ID_PCIX, sizeof(u16));
	if (error)
		dev_err(&dev->dev,
			"unable to preallocate PCI-X save buffer\n");
}

Yu Zhao's avatar
Yu Zhao committed
1498 1499 1500 1501 1502 1503 1504 1505 1506
/**
 * pci_enable_ari - enable ARI forwarding if hardware support it
 * @dev: the PCI device
 */
void pci_enable_ari(struct pci_dev *dev)
{
	int pos;
	u32 cap;
	u16 ctrl;
1507
	struct pci_dev *bridge;
Yu Zhao's avatar
Yu Zhao committed
1508

1509
	if (!dev->is_pcie || dev->devfn)
Yu Zhao's avatar
Yu Zhao committed
1510 1511
		return;

1512 1513
	pos = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_ARI);
	if (!pos)
Yu Zhao's avatar
Yu Zhao committed
1514 1515
		return;

1516 1517 1518 1519 1520
	bridge = dev->bus->self;
	if (!bridge || !bridge->is_pcie)
		return;

	pos = pci_find_capability(bridge, PCI_CAP_ID_EXP);
Yu Zhao's avatar
Yu Zhao committed
1521 1522 1523
	if (!pos)
		return;

1524
	pci_read_config_dword(bridge, pos + PCI_EXP_DEVCAP2, &cap);
Yu Zhao's avatar
Yu Zhao committed
1525 1526 1527
	if (!(cap & PCI_EXP_DEVCAP2_ARI))
		return;

1528
	pci_read_config_word(bridge, pos + PCI_EXP_DEVCTL2, &ctrl);
Yu Zhao's avatar
Yu Zhao committed
1529
	ctrl |= PCI_EXP_DEVCTL2_ARI;
1530
	pci_write_config_word(bridge, pos + PCI_EXP_DEVCTL2, ctrl);
Yu Zhao's avatar
Yu Zhao committed
1531

1532
	bridge->ari_enabled = 1;
Yu Zhao's avatar
Yu Zhao committed
1533 1534
}

1535 1536 1537 1538 1539 1540 1541
/**
 * pci_swizzle_interrupt_pin - swizzle INTx for device behind bridge
 * @dev: the PCI device
 * @pin: the INTx pin (1=INTA, 2=INTB, 3=INTD, 4=INTD)
 *
 * Perform INTx swizzling for a device behind one level of bridge.  This is
 * required by section 9.1 of the PCI-to-PCI bridge specification for devices
1542 1543 1544
 * behind bridges on add-in cards.  For devices with ARI enabled, the slot
 * number is always 0 (see the Implementation Note in section 2.2.8.1 of
 * the PCI Express Base Specification, Revision 2.1)
1545 1546 1547
 */
u8 pci_swizzle_interrupt_pin(struct pci_dev *dev, u8 pin)
{
1548 1549 1550 1551 1552 1553 1554 1555
	int slot;

	if (pci_ari_enabled(dev->bus))
		slot = 0;
	else
		slot = PCI_SLOT(dev->devfn);

	return (((pin - 1) + slot) % 4) + 1;
1556 1557
}

Linus Torvalds's avatar
Linus Torvalds committed
1558 1559 1560 1561 1562
int
pci_get_interrupt_pin(struct pci_dev *dev, struct pci_dev **bridge)
{
	u8 pin;

1563
	pin = dev->pin;
Linus Torvalds's avatar
Linus Torvalds committed
1564 1565
	if (!pin)
		return -1;
1566

1567
	while (!pci_is_root_bus(dev->bus)) {
1568
		pin = pci_swizzle_interrupt_pin(dev, pin);
Linus Torvalds's avatar
Linus Torvalds committed
1569 1570 1571 1572 1573 1574
		dev = dev->bus->self;
	}
	*bridge = dev;
	return pin;
}

1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586
/**
 * pci_common_swizzle - swizzle INTx all the way to root bridge
 * @dev: the PCI device
 * @pinp: pointer to the INTx pin value (1=INTA, 2=INTB, 3=INTD, 4=INTD)
 *
 * Perform INTx swizzling for a device.  This traverses through all PCI-to-PCI
 * bridges all the way up to a PCI root bus.
 */
u8 pci_common_swizzle(struct pci_dev *dev, u8 *pinp)
{
	u8 pin = *pinp;

1587
	while (!pci_is_root_bus(dev->bus)) {
1588 1589 1590 1591 1592 1593 1594
		pin = pci_swizzle_interrupt_pin(dev, pin);
		dev = dev->bus->self;
	}
	*pinp = pin;
	return PCI_SLOT(dev->devfn);
}

Linus Torvalds's avatar
Linus Torvalds committed
1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605
/**
 *	pci_release_region - Release a PCI bar
 *	@pdev: PCI device whose resources were previously reserved by pci_request_region
 *	@bar: BAR to release
 *
 *	Releases the PCI I/O and memory resources previously reserved by a
 *	successful call to pci_request_region.  Call this function only
 *	after all use of the PCI regions has ceased.
 */
void pci_release_region(struct pci_dev *pdev, int bar)
{
1606 1607
	struct pci_devres *dr;

Linus Torvalds's avatar
Linus Torvalds committed
1608 1609 1610 1611 1612 1613 1614 1615
	if (pci_resource_len(pdev, bar) == 0)
		return;
	if (pci_resource_flags(pdev, bar) & IORESOURCE_IO)
		release_region(pci_resource_start(pdev, bar),
				pci_resource_len(pdev, bar));
	else if (pci_resource_flags(pdev, bar) & IORESOURCE_MEM)
		release_mem_region(pci_resource_start(pdev, bar),
				pci_resource_len(pdev, bar));
1616 1617 1618 1619

	dr = find_pci_dr(pdev);
	if (dr)
		dr->region_mask &= ~(1 << bar);
Linus Torvalds's avatar
Linus Torvalds committed
1620 1621 1622
}

/**
1623
 *	__pci_request_region - Reserved PCI I/O and memory resource
Linus Torvalds's avatar
Linus Torvalds committed
1624 1625 1626
 *	@pdev: PCI device whose resources are to be reserved
 *	@bar: BAR to be reserved
 *	@res_name: Name to be associated with resource.
1627
 *	@exclusive: whether the region access is exclusive or not
Linus Torvalds's avatar
Linus Torvalds committed
1628 1629 1630 1631 1632 1633
 *
 *	Mark the PCI region associated with PCI device @pdev BR @bar as
 *	being reserved by owner @res_name.  Do not access any
 *	address inside the PCI regions unless this call returns
 *	successfully.
 *
1634 1635 1636 1637
 *	If @exclusive is set, then the region is marked so that userspace
 *	is explicitly not allowed to map the resource via /dev/mem or
 * 	sysfs MMIO access.
 *
Linus Torvalds's avatar
Linus Torvalds committed
1638 1639 1640
 *	Returns 0 on success, or %EBUSY on error.  A warning
 *	message is also printed on failure.
 */
1641 1642
static int __pci_request_region(struct pci_dev *pdev, int bar, const char *res_name,
									int exclusive)
Linus Torvalds's avatar
Linus Torvalds committed
1643
{
1644 1645
	struct pci_devres *dr;

Linus Torvalds's avatar
Linus Torvalds committed
1646 1647 1648 1649 1650 1651 1652 1653 1654
	if (pci_resource_len(pdev, bar) == 0)
		return 0;
		
	if (pci_resource_flags(pdev, bar) & IORESOURCE_IO) {
		if (!request_region(pci_resource_start(pdev, bar),
			    pci_resource_len(pdev, bar), res_name))
			goto err_out;
	}
	else if (pci_resource_flags(pdev, bar) & IORESOURCE_MEM) {
1655 1656 1657
		if (!__request_mem_region(pci_resource_start(pdev, bar),
					pci_resource_len(pdev, bar), res_name,
					exclusive))
Linus Torvalds's avatar
Linus Torvalds committed
1658 1659
			goto err_out;
	}
1660 1661 1662 1663 1664

	dr = find_pci_dr(pdev);
	if (dr)
		dr->region_mask |= 1 << bar;

Linus Torvalds's avatar
Linus Torvalds committed
1665 1666 1667
	return 0;

err_out:
1668
	dev_warn(&pdev->dev, "BAR %d: can't reserve %s region %pR\n",
1669 1670
		 bar,
		 pci_resource_flags(pdev, bar) & IORESOURCE_IO ? "I/O" : "mem",
1671
		 &pdev->resource[bar]);
Linus Torvalds's avatar
Linus Torvalds committed
1672 1673 1674
	return -EBUSY;
}

1675
/**
1676
 *	pci_request_region - Reserve PCI I/O and memory resource
1677 1678
 *	@pdev: PCI device whose resources are to be reserved
 *	@bar: BAR to be reserved
1679
 *	@res_name: Name to be associated with resource
1680
 *
1681
 *	Mark the PCI region associated with PCI device @pdev BAR @bar as
1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715
 *	being reserved by owner @res_name.  Do not access any
 *	address inside the PCI regions unless this call returns
 *	successfully.
 *
 *	Returns 0 on success, or %EBUSY on error.  A warning
 *	message is also printed on failure.
 */
int pci_request_region(struct pci_dev *pdev, int bar, const char *res_name)
{
	return __pci_request_region(pdev, bar, res_name, 0);
}

/**
 *	pci_request_region_exclusive - Reserved PCI I/O and memory resource
 *	@pdev: PCI device whose resources are to be reserved
 *	@bar: BAR to be reserved
 *	@res_name: Name to be associated with resource.
 *
 *	Mark the PCI region associated with PCI device @pdev BR @bar as
 *	being reserved by owner @res_name.  Do not access any
 *	address inside the PCI regions unless this call returns
 *	successfully.
 *
 *	Returns 0 on success, or %EBUSY on error.  A warning
 *	message is also printed on failure.
 *
 *	The key difference that _exclusive makes it that userspace is
 *	explicitly not allowed to map the resource via /dev/mem or
 * 	sysfs.
 */
int pci_request_region_exclusive(struct pci_dev *pdev, int bar, const char *res_name)
{
	return __pci_request_region(pdev, bar, res_name, IORESOURCE_EXCLUSIVE);
}
1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732
/**
 * pci_release_selected_regions - Release selected PCI I/O and memory resources
 * @pdev: PCI device whose resources were previously reserved
 * @bars: Bitmask of BARs to be released
 *
 * Release selected PCI I/O and memory resources previously reserved.
 * Call this function only after all use of the PCI regions has ceased.
 */
void pci_release_selected_regions(struct pci_dev *pdev, int bars)
{
	int i;

	for (i = 0; i < 6; i++)
		if (bars & (1 << i))
			pci_release_region(pdev, i);
}

1733 1734
int __pci_request_selected_regions(struct pci_dev *pdev, int bars,
				 const char *res_name, int excl)
1735 1736 1737 1738 1739
{
	int i;

	for (i = 0; i < 6; i++)
		if (bars & (1 << i))
1740
			if (__pci_request_region(pdev, i, res_name, excl))
1741 1742 1743 1744 1745 1746 1747 1748 1749 1750
				goto err_out;
	return 0;

err_out:
	while(--i >= 0)
		if (bars & (1 << i))
			pci_release_region(pdev, i);

	return -EBUSY;
}
Linus Torvalds's avatar
Linus Torvalds committed
1751

1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771

/**
 * pci_request_selected_regions - Reserve selected PCI I/O and memory resources
 * @pdev: PCI device whose resources are to be reserved
 * @bars: Bitmask of BARs to be requested
 * @res_name: Name to be associated with resource
 */
int pci_request_selected_regions(struct pci_dev *pdev, int bars,
				 const char *res_name)
{
	return __pci_request_selected_regions(pdev, bars, res_name, 0);
}

int pci_request_selected_regions_exclusive(struct pci_dev *pdev,
				 int bars, const char *res_name)
{
	return __pci_request_selected_regions(pdev, bars, res_name,
			IORESOURCE_EXCLUSIVE);
}

Linus Torvalds's avatar
Linus Torvalds committed
1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782
/**
 *	pci_release_regions - Release reserved PCI I/O and memory resources
 *	@pdev: PCI device whose resources were previously reserved by pci_request_regions
 *
 *	Releases all PCI I/O and memory resources previously reserved by a
 *	successful call to pci_request_regions.  Call this function only
 *	after all use of the PCI regions has ceased.
 */

void pci_release_regions(struct pci_dev *pdev)
{
1783
	pci_release_selected_regions(pdev, (1 << 6) - 1);
Linus Torvalds's avatar
Linus Torvalds committed
1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798
}

/**
 *	pci_request_regions - Reserved PCI I/O and memory resources
 *	@pdev: PCI device whose resources are to be reserved
 *	@res_name: Name to be associated with resource.
 *
 *	Mark all PCI regions associated with PCI device @pdev as
 *	being reserved by owner @res_name.  Do not access any
 *	address inside the PCI regions unless this call returns
 *	successfully.
 *
 *	Returns 0 on success, or %EBUSY on error.  A warning
 *	message is also printed on failure.
 */
1799
int pci_request_regions(struct pci_dev *pdev, const char *res_name)
Linus Torvalds's avatar
Linus Torvalds committed
1800
{
1801
	return pci_request_selected_regions(pdev, ((1 << 6) - 1), res_name);
Linus Torvalds's avatar
Linus Torvalds committed
1802 1803
}

1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825
/**
 *	pci_request_regions_exclusive - Reserved PCI I/O and memory resources
 *	@pdev: PCI device whose resources are to be reserved
 *	@res_name: Name to be associated with resource.
 *
 *	Mark all PCI regions associated with PCI device @pdev as
 *	being reserved by owner @res_name.  Do not access any
 *	address inside the PCI regions unless this call returns
 *	successfully.
 *
 *	pci_request_regions_exclusive() will mark the region so that
 * 	/dev/mem and the sysfs MMIO access will not be allowed.
 *
 *	Returns 0 on success, or %EBUSY on error.  A warning
 *	message is also printed on failure.
 */
int pci_request_regions_exclusive(struct pci_dev *pdev, const char *res_name)
{
	return pci_request_selected_regions_exclusive(pdev,
					((1 << 6) - 1), res_name);
}

1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841
static void __pci_set_master(struct pci_dev *dev, bool enable)
{
	u16 old_cmd, cmd;

	pci_read_config_word(dev, PCI_COMMAND, &old_cmd);
	if (enable)
		cmd = old_cmd | PCI_COMMAND_MASTER;
	else
		cmd = old_cmd & ~PCI_COMMAND_MASTER;
	if (cmd != old_cmd) {
		dev_dbg(&dev->dev, "%s bus mastering\n",
			enable ? "enabling" : "disabling");
		pci_write_config_word(dev, PCI_COMMAND, cmd);
	}
	dev->is_busmaster = enable;
}
1842

Linus Torvalds's avatar
Linus Torvalds committed
1843 1844 1845 1846 1847 1848 1849
/**
 * pci_set_master - enables bus-mastering for device dev
 * @dev: the PCI device to enable
 *
 * Enables bus-mastering on the device and calls pcibios_set_master()
 * to do the needed arch specific settings.
 */
1850
void pci_set_master(struct pci_dev *dev)
Linus Torvalds's avatar
Linus Torvalds committed
1851
{
1852
	__pci_set_master(dev, true);
Linus Torvalds's avatar
Linus Torvalds committed
1853 1854 1855
	pcibios_set_master(dev);
}

1856 1857 1858 1859 1860 1861 1862 1863 1864
/**
 * pci_clear_master - disables bus-mastering for device dev
 * @dev: the PCI device to disable
 */
void pci_clear_master(struct pci_dev *dev)
{
	__pci_set_master(dev, false);
}

1865 1866 1867 1868 1869 1870
#ifdef PCI_DISABLE_MWI
int pci_set_mwi(struct pci_dev *dev)
{
	return 0;
}

Randy Dunlap's avatar
Randy Dunlap committed
1871 1872 1873 1874 1875
int pci_try_set_mwi(struct pci_dev *dev)
{
	return 0;
}

1876 1877 1878 1879 1880
void pci_clear_mwi(struct pci_dev *dev)
{
}

#else
1881 1882 1883 1884 1885

#ifndef PCI_CACHE_LINE_BYTES
#define PCI_CACHE_LINE_BYTES L1_CACHE_BYTES
#endif

Linus Torvalds's avatar
Linus Torvalds committed
1886
/* This can be overridden by arch code. */
1887 1888
/* Don't forget this is measured in 32-bit words, not bytes */
u8 pci_cache_line_size = PCI_CACHE_LINE_BYTES / 4;
Linus Torvalds's avatar
Linus Torvalds committed
1889 1890

/**
1891 1892
 * pci_set_cacheline_size - ensure the CACHE_LINE_SIZE register is programmed
 * @dev: the PCI device for which MWI is to be enabled
Linus Torvalds's avatar
Linus Torvalds committed
1893
 *
1894 1895
 * Helper function for pci_set_mwi.
 * Originally copied from drivers/net/acenic.c.
Linus Torvalds's avatar
Linus Torvalds committed
1896 1897 1898 1899 1900
 * Copyright 1998-2001 by Jes Sorensen, <jes@trained-monkey.org>.
 *
 * RETURNS: An appropriate -ERRNO error value on error, or zero for success.
 */
static int
1901
pci_set_cacheline_size(struct pci_dev *dev)
Linus Torvalds's avatar
Linus Torvalds committed
1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921
{
	u8 cacheline_size;

	if (!pci_cache_line_size)
		return -EINVAL;		/* The system doesn't support MWI. */

	/* Validate current setting: the PCI_CACHE_LINE_SIZE must be
	   equal to or multiple of the right value. */
	pci_read_config_byte(dev, PCI_CACHE_LINE_SIZE, &cacheline_size);
	if (cacheline_size >= pci_cache_line_size &&
	    (cacheline_size % pci_cache_line_size) == 0)
		return 0;

	/* Write the correct value. */
	pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, pci_cache_line_size);
	/* Read it back. */
	pci_read_config_byte(dev, PCI_CACHE_LINE_SIZE, &cacheline_size);
	if (cacheline_size == pci_cache_line_size)
		return 0;

1922 1923
	dev_printk(KERN_DEBUG, &dev->dev, "cache line size of %d is not "
		   "supported\n", pci_cache_line_size << 2);
Linus Torvalds's avatar
Linus Torvalds committed
1924 1925 1926 1927 1928 1929 1930 1931

	return -EINVAL;
}

/**
 * pci_set_mwi - enables memory-write-invalidate PCI transaction
 * @dev: the PCI device for which MWI is enabled
 *
Randy Dunlap's avatar
Randy Dunlap committed
1932
 * Enables the Memory-Write-Invalidate transaction in %PCI_COMMAND.
Linus Torvalds's avatar
Linus Torvalds committed
1933 1934 1935 1936 1937 1938 1939 1940 1941
 *
 * RETURNS: An appropriate -ERRNO error value on error, or zero for success.
 */
int
pci_set_mwi(struct pci_dev *dev)
{
	int rc;
	u16 cmd;

1942
	rc = pci_set_cacheline_size(dev);
Linus Torvalds's avatar
Linus Torvalds committed
1943 1944 1945 1946 1947
	if (rc)
		return rc;

	pci_read_config_word(dev, PCI_COMMAND, &cmd);
	if (! (cmd & PCI_COMMAND_INVALIDATE)) {
1948
		dev_dbg(&dev->dev, "enabling Mem-Wr-Inval\n");
Linus Torvalds's avatar
Linus Torvalds committed
1949 1950 1951 1952 1953 1954 1955
		cmd |= PCI_COMMAND_INVALIDATE;
		pci_write_config_word(dev, PCI_COMMAND, cmd);
	}
	
	return 0;
}

Randy Dunlap's avatar
Randy Dunlap committed
1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970
/**
 * pci_try_set_mwi - enables memory-write-invalidate PCI transaction
 * @dev: the PCI device for which MWI is enabled
 *
 * Enables the Memory-Write-Invalidate transaction in %PCI_COMMAND.
 * Callers are not required to check the return value.
 *
 * RETURNS: An appropriate -ERRNO error value on error, or zero for success.
 */
int pci_try_set_mwi(struct pci_dev *dev)
{
	int rc = pci_set_mwi(dev);
	return rc;
}

Linus Torvalds's avatar
Linus Torvalds committed
1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987
/**
 * pci_clear_mwi - disables Memory-Write-Invalidate for device dev
 * @dev: the PCI device to disable
 *
 * Disables PCI Memory-Write-Invalidate transaction on the device
 */
void
pci_clear_mwi(struct pci_dev *dev)
{
	u16 cmd;

	pci_read_config_word(dev, PCI_COMMAND, &cmd);
	if (cmd & PCI_COMMAND_INVALIDATE) {
		cmd &= ~PCI_COMMAND_INVALIDATE;
		pci_write_config_word(dev, PCI_COMMAND, cmd);
	}
}
1988
#endif /* ! PCI_DISABLE_MWI */
Linus Torvalds's avatar
Linus Torvalds committed
1989

1990 1991
/**
 * pci_intx - enables/disables PCI INTx for device dev
Randy Dunlap's avatar
Randy Dunlap committed
1992 1993
 * @pdev: the PCI device to operate on
 * @enable: boolean: whether to enable or disable PCI INTx
1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010
 *
 * Enables/disables PCI INTx for device dev
 */
void
pci_intx(struct pci_dev *pdev, int enable)
{
	u16 pci_command, new;

	pci_read_config_word(pdev, PCI_COMMAND, &pci_command);

	if (enable) {
		new = pci_command & ~PCI_COMMAND_INTX_DISABLE;
	} else {
		new = pci_command | PCI_COMMAND_INTX_DISABLE;
	}

	if (new != pci_command) {
2011 2012
		struct pci_devres *dr;

2013
		pci_write_config_word(pdev, PCI_COMMAND, new);
2014 2015 2016 2017 2018 2019

		dr = find_pci_dr(pdev);
		if (dr && !dr->restore_intx) {
			dr->restore_intx = 1;
			dr->orig_intx = !enable;
		}
2020 2021 2022
	}
}

2023 2024
/**
 * pci_msi_off - disables any msi or msix capabilities
Randy Dunlap's avatar
Randy Dunlap committed
2025
 * @dev: the PCI device to operate on
2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049
 *
 * If you want to use msi see pci_enable_msi and friends.
 * This is a lower level primitive that allows us to disable
 * msi operation at the device level.
 */
void pci_msi_off(struct pci_dev *dev)
{
	int pos;
	u16 control;

	pos = pci_find_capability(dev, PCI_CAP_ID_MSI);
	if (pos) {
		pci_read_config_word(dev, pos + PCI_MSI_FLAGS, &control);
		control &= ~PCI_MSI_FLAGS_ENABLE;
		pci_write_config_word(dev, pos + PCI_MSI_FLAGS, control);
	}
	pos = pci_find_capability(dev, PCI_CAP_ID_MSIX);
	if (pos) {
		pci_read_config_word(dev, pos + PCI_MSIX_FLAGS, &control);
		control &= ~PCI_MSIX_FLAGS_ENABLE;
		pci_write_config_word(dev, pos + PCI_MSIX_FLAGS, control);
	}
}

Linus Torvalds's avatar
Linus Torvalds committed
2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075
#ifndef HAVE_ARCH_PCI_SET_DMA_MASK
/*
 * These can be overridden by arch-specific implementations
 */
int
pci_set_dma_mask(struct pci_dev *dev, u64 mask)
{
	if (!pci_dma_supported(dev, mask))
		return -EIO;

	dev->dma_mask = mask;

	return 0;
}
    
int
pci_set_consistent_dma_mask(struct pci_dev *dev, u64 mask)
{
	if (!pci_dma_supported(dev, mask))
		return -EIO;

	dev->dev.coherent_dma_mask = mask;

	return 0;
}
#endif
2076

2077 2078 2079 2080 2081 2082 2083 2084
#ifndef HAVE_ARCH_PCI_SET_DMA_MAX_SEGMENT_SIZE
int pci_set_dma_max_seg_size(struct pci_dev *dev, unsigned int size)
{
	return dma_set_max_seg_size(&dev->dev, size);
}
EXPORT_SYMBOL(pci_set_dma_max_seg_size);
#endif

2085 2086 2087 2088 2089 2090 2091 2092
#ifndef HAVE_ARCH_PCI_SET_DMA_SEGMENT_BOUNDARY
int pci_set_dma_seg_boundary(struct pci_dev *dev, unsigned long mask)
{
	return dma_set_seg_boundary(&dev->dev, mask);
}
EXPORT_SYMBOL(pci_set_dma_seg_boundary);
#endif

Yu Zhao's avatar
Yu Zhao committed
2093
static int pcie_flr(struct pci_dev *dev, int probe)
2094
{
Yu Zhao's avatar
Yu Zhao committed
2095 2096
	int i;
	int pos;
2097
	u32 cap;
Yu Zhao's avatar
Yu Zhao committed
2098
	u16 status;
2099

Yu Zhao's avatar
Yu Zhao committed
2100 2101
	pos = pci_find_capability(dev, PCI_CAP_ID_EXP);
	if (!pos)
2102
		return -ENOTTY;
Yu Zhao's avatar
Yu Zhao committed
2103 2104

	pci_read_config_dword(dev, pos + PCI_EXP_DEVCAP, &cap);
2105 2106 2107
	if (!(cap & PCI_EXP_DEVCAP_FLR))
		return -ENOTTY;

2108 2109 2110
	if (probe)
		return 0;

2111
	/* Wait for Transaction Pending bit clean */
Yu Zhao's avatar
Yu Zhao committed
2112 2113 2114
	for (i = 0; i < 4; i++) {
		if (i)
			msleep((1 << (i - 1)) * 100);
2115

Yu Zhao's avatar
Yu Zhao committed
2116 2117 2118 2119 2120 2121 2122 2123 2124 2125
		pci_read_config_word(dev, pos + PCI_EXP_DEVSTA, &status);
		if (!(status & PCI_EXP_DEVSTA_TRPND))
			goto clear;
	}

	dev_err(&dev->dev, "transaction is not cleared; "
			"proceeding with reset anyway\n");

clear:
	pci_write_config_word(dev, pos + PCI_EXP_DEVCTL,
2126
				PCI_EXP_DEVCTL_BCR_FLR);
Yu Zhao's avatar
Yu Zhao committed
2127
	msleep(100);
2128 2129 2130

	return 0;
}
2131

Yu Zhao's avatar
Yu Zhao committed
2132
static int pci_af_flr(struct pci_dev *dev, int probe)
2133
{
Yu Zhao's avatar
Yu Zhao committed
2134 2135
	int i;
	int pos;
2136
	u8 cap;
Yu Zhao's avatar
Yu Zhao committed
2137
	u8 status;
2138

Yu Zhao's avatar
Yu Zhao committed
2139 2140
	pos = pci_find_capability(dev, PCI_CAP_ID_AF);
	if (!pos)
2141
		return -ENOTTY;
Yu Zhao's avatar
Yu Zhao committed
2142 2143

	pci_read_config_byte(dev, pos + PCI_AF_CAP, &cap);
2144 2145 2146 2147 2148 2149 2150
	if (!(cap & PCI_AF_CAP_TP) || !(cap & PCI_AF_CAP_FLR))
		return -ENOTTY;

	if (probe)
		return 0;

	/* Wait for Transaction Pending bit clean */
Yu Zhao's avatar
Yu Zhao committed
2151 2152 2153 2154 2155 2156 2157 2158
	for (i = 0; i < 4; i++) {
		if (i)
			msleep((1 << (i - 1)) * 100);

		pci_read_config_byte(dev, pos + PCI_AF_STATUS, &status);
		if (!(status & PCI_AF_STATUS_TP))
			goto clear;
	}
2159

Yu Zhao's avatar
Yu Zhao committed
2160 2161
	dev_err(&dev->dev, "transaction is not cleared; "
			"proceeding with reset anyway\n");
2162

Yu Zhao's avatar
Yu Zhao committed
2163 2164
clear:
	pci_write_config_byte(dev, pos + PCI_AF_CTRL, PCI_AF_CTRL_FLR);
2165
	msleep(100);
Yu Zhao's avatar
Yu Zhao committed
2166

2167 2168 2169
	return 0;
}

2170
static int pci_pm_reset(struct pci_dev *dev, int probe)
2171
{
2172 2173 2174 2175
	u16 csr;

	if (!dev->pm_cap)
		return -ENOTTY;
2176

2177 2178 2179
	pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &csr);
	if (csr & PCI_PM_CTRL_NO_SOFT_RESET)
		return -ENOTTY;
2180

2181 2182
	if (probe)
		return 0;
2183

2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199
	if (dev->current_state != PCI_D0)
		return -EINVAL;

	csr &= ~PCI_PM_CTRL_STATE_MASK;
	csr |= PCI_D3hot;
	pci_write_config_word(dev, dev->pm_cap + PCI_PM_CTRL, csr);
	msleep(pci_pm_d3_delay);

	csr &= ~PCI_PM_CTRL_STATE_MASK;
	csr |= PCI_D0;
	pci_write_config_word(dev, dev->pm_cap + PCI_PM_CTRL, csr);
	msleep(pci_pm_d3_delay);

	return 0;
}

Yu Zhao's avatar
Yu Zhao committed
2200 2201 2202 2203 2204
static int pci_parent_bus_reset(struct pci_dev *dev, int probe)
{
	u16 ctrl;
	struct pci_dev *pdev;

2205
	if (pci_is_root_bus(dev->bus) || dev->subordinate || !dev->bus->self)
Yu Zhao's avatar
Yu Zhao committed
2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226
		return -ENOTTY;

	list_for_each_entry(pdev, &dev->bus->devices, bus_list)
		if (pdev != dev)
			return -ENOTTY;

	if (probe)
		return 0;

	pci_read_config_word(dev->bus->self, PCI_BRIDGE_CONTROL, &ctrl);
	ctrl |= PCI_BRIDGE_CTL_BUS_RESET;
	pci_write_config_word(dev->bus->self, PCI_BRIDGE_CONTROL, ctrl);
	msleep(100);

	ctrl &= ~PCI_BRIDGE_CTL_BUS_RESET;
	pci_write_config_word(dev->bus->self, PCI_BRIDGE_CONTROL, ctrl);
	msleep(100);

	return 0;
}

Yu Zhao's avatar
Yu Zhao committed
2227
static int pci_dev_reset(struct pci_dev *dev, int probe)
2228
{
Yu Zhao's avatar
Yu Zhao committed
2229 2230 2231 2232 2233 2234 2235 2236 2237
	int rc;

	might_sleep();

	if (!probe) {
		pci_block_user_cfg_access(dev);
		/* block PM suspend, driver probe, etc. */
		down(&dev->dev.sem);
	}
2238

Yu Zhao's avatar
Yu Zhao committed
2239 2240 2241
	rc = pcie_flr(dev, probe);
	if (rc != -ENOTTY)
		goto done;
2242

Yu Zhao's avatar
Yu Zhao committed
2243
	rc = pci_af_flr(dev, probe);
2244 2245 2246 2247
	if (rc != -ENOTTY)
		goto done;

	rc = pci_pm_reset(dev, probe);
Yu Zhao's avatar
Yu Zhao committed
2248 2249 2250 2251
	if (rc != -ENOTTY)
		goto done;

	rc = pci_parent_bus_reset(dev, probe);
Yu Zhao's avatar
Yu Zhao committed
2252 2253 2254 2255 2256
done:
	if (!probe) {
		up(&dev->dev.sem);
		pci_unblock_user_cfg_access(dev);
	}
2257

Yu Zhao's avatar
Yu Zhao committed
2258
	return rc;
2259 2260 2261
}

/**
Yu Zhao's avatar
Yu Zhao committed
2262 2263
 * __pci_reset_function - reset a PCI device function
 * @dev: PCI device to reset
2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274
 *
 * Some devices allow an individual function to be reset without affecting
 * other functions in the same device.  The PCI device must be responsive
 * to PCI config space in order to use this function.
 *
 * The device function is presumed to be unused when this function is called.
 * Resetting the device will make the contents of PCI configuration space
 * random, so any caller of this must be prepared to reinitialise the
 * device including MSI, bus mastering, BARs, decoding IO and memory spaces,
 * etc.
 *
Yu Zhao's avatar
Yu Zhao committed
2275
 * Returns 0 if the device function was successfully reset or negative if the
2276 2277
 * device doesn't support resetting a single function.
 */
Yu Zhao's avatar
Yu Zhao committed
2278
int __pci_reset_function(struct pci_dev *dev)
2279
{
Yu Zhao's avatar
Yu Zhao committed
2280
	return pci_dev_reset(dev, 0);
2281
}
Yu Zhao's avatar
Yu Zhao committed
2282
EXPORT_SYMBOL_GPL(__pci_reset_function);
2283

2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299
/**
 * pci_probe_reset_function - check whether the device can be safely reset
 * @dev: PCI device to reset
 *
 * Some devices allow an individual function to be reset without affecting
 * other functions in the same device.  The PCI device must be responsive
 * to PCI config space in order to use this function.
 *
 * Returns 0 if the device function can be reset or negative if the
 * device doesn't support resetting a single function.
 */
int pci_probe_reset_function(struct pci_dev *dev)
{
	return pci_dev_reset(dev, 1);
}

2300
/**
Yu Zhao's avatar
Yu Zhao committed
2301 2302
 * pci_reset_function - quiesce and reset a PCI device function
 * @dev: PCI device to reset
2303 2304 2305 2306 2307 2308 2309
 *
 * Some devices allow an individual function to be reset without affecting
 * other functions in the same device.  The PCI device must be responsive
 * to PCI config space in order to use this function.
 *
 * This function does not just reset the PCI portion of a device, but
 * clears all the state associated with the device.  This function differs
Yu Zhao's avatar
Yu Zhao committed
2310
 * from __pci_reset_function in that it saves and restores device state
2311 2312
 * over the reset.
 *
Yu Zhao's avatar
Yu Zhao committed
2313
 * Returns 0 if the device function was successfully reset or negative if the
2314 2315 2316 2317
 * device doesn't support resetting a single function.
 */
int pci_reset_function(struct pci_dev *dev)
{
Yu Zhao's avatar
Yu Zhao committed
2318
	int rc;
2319

Yu Zhao's avatar
Yu Zhao committed
2320 2321 2322
	rc = pci_dev_reset(dev, 1);
	if (rc)
		return rc;
2323 2324 2325

	pci_save_state(dev);

Yu Zhao's avatar
Yu Zhao committed
2326 2327 2328 2329
	/*
	 * both INTx and MSI are disabled after the Interrupt Disable bit
	 * is set and the Bus Master bit is cleared.
	 */
2330 2331
	pci_write_config_word(dev, PCI_COMMAND, PCI_COMMAND_INTX_DISABLE);

Yu Zhao's avatar
Yu Zhao committed
2332
	rc = pci_dev_reset(dev, 0);
2333 2334 2335

	pci_restore_state(dev);

Yu Zhao's avatar
Yu Zhao committed
2336
	return rc;
2337 2338 2339
}
EXPORT_SYMBOL_GPL(pci_reset_function);

2340 2341 2342 2343 2344 2345 2346 2347 2348
/**
 * pcix_get_max_mmrbc - get PCI-X maximum designed memory read byte count
 * @dev: PCI device to query
 *
 * Returns mmrbc: maximum designed memory read count in bytes
 *    or appropriate error value.
 */
int pcix_get_max_mmrbc(struct pci_dev *dev)
{
2349
	int err, cap;
2350 2351 2352 2353 2354 2355 2356 2357 2358 2359
	u32 stat;

	cap = pci_find_capability(dev, PCI_CAP_ID_PCIX);
	if (!cap)
		return -EINVAL;

	err = pci_read_config_dword(dev, cap + PCI_X_STATUS, &stat);
	if (err)
		return -EINVAL;

2360
	return (stat & PCI_X_STATUS_MAX_READ) >> 12;
2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401
}
EXPORT_SYMBOL(pcix_get_max_mmrbc);

/**
 * pcix_get_mmrbc - get PCI-X maximum memory read byte count
 * @dev: PCI device to query
 *
 * Returns mmrbc: maximum memory read count in bytes
 *    or appropriate error value.
 */
int pcix_get_mmrbc(struct pci_dev *dev)
{
	int ret, cap;
	u32 cmd;

	cap = pci_find_capability(dev, PCI_CAP_ID_PCIX);
	if (!cap)
		return -EINVAL;

	ret = pci_read_config_dword(dev, cap + PCI_X_CMD, &cmd);
	if (!ret)
		ret = 512 << ((cmd & PCI_X_CMD_MAX_READ) >> 2);

	return ret;
}
EXPORT_SYMBOL(pcix_get_mmrbc);

/**
 * pcix_set_mmrbc - set PCI-X maximum memory read byte count
 * @dev: PCI device to query
 * @mmrbc: maximum memory read count in bytes
 *    valid values are 512, 1024, 2048, 4096
 *
 * If possible sets maximum memory read byte count, some bridges have erratas
 * that prevent this.
 */
int pcix_set_mmrbc(struct pci_dev *dev, int mmrbc)
{
	int cap, err = -EINVAL;
	u32 stat, cmd, v, o;

2402
	if (mmrbc < 512 || mmrbc > 4096 || !is_power_of_2(mmrbc))
2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463
		goto out;

	v = ffs(mmrbc) - 10;

	cap = pci_find_capability(dev, PCI_CAP_ID_PCIX);
	if (!cap)
		goto out;

	err = pci_read_config_dword(dev, cap + PCI_X_STATUS, &stat);
	if (err)
		goto out;

	if (v > (stat & PCI_X_STATUS_MAX_READ) >> 21)
		return -E2BIG;

	err = pci_read_config_dword(dev, cap + PCI_X_CMD, &cmd);
	if (err)
		goto out;

	o = (cmd & PCI_X_CMD_MAX_READ) >> 2;
	if (o != v) {
		if (v > o && dev->bus &&
		   (dev->bus->bus_flags & PCI_BUS_FLAGS_NO_MMRBC))
			return -EIO;

		cmd &= ~PCI_X_CMD_MAX_READ;
		cmd |= v << 2;
		err = pci_write_config_dword(dev, cap + PCI_X_CMD, cmd);
	}
out:
	return err;
}
EXPORT_SYMBOL(pcix_set_mmrbc);

/**
 * pcie_get_readrq - get PCI Express read request size
 * @dev: PCI device to query
 *
 * Returns maximum memory read request in bytes
 *    or appropriate error value.
 */
int pcie_get_readrq(struct pci_dev *dev)
{
	int ret, cap;
	u16 ctl;

	cap = pci_find_capability(dev, PCI_CAP_ID_EXP);
	if (!cap)
		return -EINVAL;

	ret = pci_read_config_word(dev, cap + PCI_EXP_DEVCTL, &ctl);
	if (!ret)
	ret = 128 << ((ctl & PCI_EXP_DEVCTL_READRQ) >> 12);

	return ret;
}
EXPORT_SYMBOL(pcie_get_readrq);

/**
 * pcie_set_readrq - set PCI Express maximum memory read request
 * @dev: PCI device to query
2464
 * @rq: maximum memory read count in bytes
2465 2466 2467 2468 2469 2470 2471 2472 2473
 *    valid values are 128, 256, 512, 1024, 2048, 4096
 *
 * If possible sets maximum read byte count
 */
int pcie_set_readrq(struct pci_dev *dev, int rq)
{
	int cap, err = -EINVAL;
	u16 ctl, v;

2474
	if (rq < 128 || rq > 4096 || !is_power_of_2(rq))
2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497
		goto out;

	v = (ffs(rq) - 8) << 12;

	cap = pci_find_capability(dev, PCI_CAP_ID_EXP);
	if (!cap)
		goto out;

	err = pci_read_config_word(dev, cap + PCI_EXP_DEVCTL, &ctl);
	if (err)
		goto out;

	if ((ctl & PCI_EXP_DEVCTL_READRQ) != v) {
		ctl &= ~PCI_EXP_DEVCTL_READRQ;
		ctl |= v;
		err = pci_write_config_dword(dev, cap + PCI_EXP_DEVCTL, ctl);
	}

out:
	return err;
}
EXPORT_SYMBOL(pcie_set_readrq);

2498 2499
/**
 * pci_select_bars - Make BAR mask from the type of resource
2500
 * @dev: the PCI device for which BAR mask is made
2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513
 * @flags: resource type mask to be selected
 *
 * This helper routine makes bar mask from the type of resource.
 */
int pci_select_bars(struct pci_dev *dev, unsigned long flags)
{
	int i, bars = 0;
	for (i = 0; i < PCI_NUM_RESOURCES; i++)
		if (pci_resource_flags(dev, i) & flags)
			bars |= (1 << i);
	return bars;
}

2514 2515 2516 2517 2518 2519 2520 2521 2522 2523
/**
 * pci_resource_bar - get position of the BAR associated with a resource
 * @dev: the PCI device
 * @resno: the resource number
 * @type: the BAR type to be filled in
 *
 * Returns BAR position in config space, or 0 if the BAR is invalid.
 */
int pci_resource_bar(struct pci_dev *dev, int resno, enum pci_bar_type *type)
{
2524 2525
	int reg;

2526 2527 2528 2529 2530 2531
	if (resno < PCI_ROM_RESOURCE) {
		*type = pci_bar_unknown;
		return PCI_BASE_ADDRESS_0 + 4 * resno;
	} else if (resno == PCI_ROM_RESOURCE) {
		*type = pci_bar_mem32;
		return dev->rom_base_reg;
2532 2533 2534 2535 2536
	} else if (resno < PCI_BRIDGE_RESOURCES) {
		/* device specific resource */
		reg = pci_iov_resource_bar(dev, resno, type);
		if (reg)
			return reg;
2537 2538 2539 2540 2541 2542
	}

	dev_err(&dev->dev, "BAR: invalid resource #%d\n", resno);
	return 0;
}

2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586
/**
 * pci_set_vga_state - set VGA decode state on device and parents if requested
 * @dev the PCI device
 * @decode - true = enable decoding, false = disable decoding
 * @command_bits PCI_COMMAND_IO and/or PCI_COMMAND_MEMORY
 * @change_bridge - traverse ancestors and change bridges
 */
int pci_set_vga_state(struct pci_dev *dev, bool decode,
		      unsigned int command_bits, bool change_bridge)
{
	struct pci_bus *bus;
	struct pci_dev *bridge;
	u16 cmd;

	WARN_ON(command_bits & ~(PCI_COMMAND_IO|PCI_COMMAND_MEMORY));

	pci_read_config_word(dev, PCI_COMMAND, &cmd);
	if (decode == true)
		cmd |= command_bits;
	else
		cmd &= ~command_bits;
	pci_write_config_word(dev, PCI_COMMAND, cmd);

	if (change_bridge == false)
		return 0;

	bus = dev->bus;
	while (bus) {
		bridge = bus->self;
		if (bridge) {
			pci_read_config_word(bridge, PCI_BRIDGE_CONTROL,
					     &cmd);
			if (decode == true)
				cmd |= PCI_BRIDGE_CTL_VGA;
			else
				cmd &= ~PCI_BRIDGE_CTL_VGA;
			pci_write_config_word(bridge, PCI_BRIDGE_CONTROL,
					      cmd);
		}
		bus = bus->parent;
	}
	return 0;
}

2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701
#define RESOURCE_ALIGNMENT_PARAM_SIZE COMMAND_LINE_SIZE
static char resource_alignment_param[RESOURCE_ALIGNMENT_PARAM_SIZE] = {0};
spinlock_t resource_alignment_lock = SPIN_LOCK_UNLOCKED;

/**
 * pci_specified_resource_alignment - get resource alignment specified by user.
 * @dev: the PCI device to get
 *
 * RETURNS: Resource alignment if it is specified.
 *          Zero if it is not specified.
 */
resource_size_t pci_specified_resource_alignment(struct pci_dev *dev)
{
	int seg, bus, slot, func, align_order, count;
	resource_size_t align = 0;
	char *p;

	spin_lock(&resource_alignment_lock);
	p = resource_alignment_param;
	while (*p) {
		count = 0;
		if (sscanf(p, "%d%n", &align_order, &count) == 1 &&
							p[count] == '@') {
			p += count + 1;
		} else {
			align_order = -1;
		}
		if (sscanf(p, "%x:%x:%x.%x%n",
			&seg, &bus, &slot, &func, &count) != 4) {
			seg = 0;
			if (sscanf(p, "%x:%x.%x%n",
					&bus, &slot, &func, &count) != 3) {
				/* Invalid format */
				printk(KERN_ERR "PCI: Can't parse resource_alignment parameter: %s\n",
					p);
				break;
			}
		}
		p += count;
		if (seg == pci_domain_nr(dev->bus) &&
			bus == dev->bus->number &&
			slot == PCI_SLOT(dev->devfn) &&
			func == PCI_FUNC(dev->devfn)) {
			if (align_order == -1) {
				align = PAGE_SIZE;
			} else {
				align = 1 << align_order;
			}
			/* Found */
			break;
		}
		if (*p != ';' && *p != ',') {
			/* End of param or invalid format */
			break;
		}
		p++;
	}
	spin_unlock(&resource_alignment_lock);
	return align;
}

/**
 * pci_is_reassigndev - check if specified PCI is target device to reassign
 * @dev: the PCI device to check
 *
 * RETURNS: non-zero for PCI device is a target device to reassign,
 *          or zero is not.
 */
int pci_is_reassigndev(struct pci_dev *dev)
{
	return (pci_specified_resource_alignment(dev) != 0);
}

ssize_t pci_set_resource_alignment_param(const char *buf, size_t count)
{
	if (count > RESOURCE_ALIGNMENT_PARAM_SIZE - 1)
		count = RESOURCE_ALIGNMENT_PARAM_SIZE - 1;
	spin_lock(&resource_alignment_lock);
	strncpy(resource_alignment_param, buf, count);
	resource_alignment_param[count] = '\0';
	spin_unlock(&resource_alignment_lock);
	return count;
}

ssize_t pci_get_resource_alignment_param(char *buf, size_t size)
{
	size_t count;
	spin_lock(&resource_alignment_lock);
	count = snprintf(buf, size, "%s", resource_alignment_param);
	spin_unlock(&resource_alignment_lock);
	return count;
}

static ssize_t pci_resource_alignment_show(struct bus_type *bus, char *buf)
{
	return pci_get_resource_alignment_param(buf, PAGE_SIZE);
}

static ssize_t pci_resource_alignment_store(struct bus_type *bus,
					const char *buf, size_t count)
{
	return pci_set_resource_alignment_param(buf, count);
}

BUS_ATTR(resource_alignment, 0644, pci_resource_alignment_show,
					pci_resource_alignment_store);

static int __init pci_resource_alignment_sysfs_init(void)
{
	return bus_create_file(&pci_bus_type,
					&bus_attr_resource_alignment);
}

late_initcall(pci_resource_alignment_sysfs_init);

2702 2703 2704 2705 2706 2707 2708
static void __devinit pci_no_domains(void)
{
#ifdef CONFIG_PCI_DOMAINS
	pci_domains_supported = 0;
#endif
}

2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721
/**
 * pci_ext_cfg_enabled - can we access extended PCI config space?
 * @dev: The PCI device of the root bridge.
 *
 * Returns 1 if we can access PCI extended config space (offsets
 * greater than 0xff). This is the default implementation. Architecture
 * implementations can override this.
 */
int __attribute__ ((weak)) pci_ext_cfg_avail(struct pci_dev *dev)
{
	return 1;
}

Linus Torvalds's avatar
Linus Torvalds committed
2722 2723 2724 2725 2726 2727 2728
static int __devinit pci_init(void)
{
	struct pci_dev *dev = NULL;

	while ((dev = pci_get_device(PCI_ANY_ID, PCI_ANY_ID, dev)) != NULL) {
		pci_fixup_device(pci_fixup_final, dev);
	}
2729

Linus Torvalds's avatar
Linus Torvalds committed
2730 2731 2732
	return 0;
}

Al Viro's avatar
Al Viro committed
2733
static int __init pci_setup(char *str)
Linus Torvalds's avatar
Linus Torvalds committed
2734 2735 2736 2737 2738 2739
{
	while (str) {
		char *k = strchr(str, ',');
		if (k)
			*k++ = 0;
		if (*str && (str = pcibios_setup(str)) && *str) {
2740 2741
			if (!strcmp(str, "nomsi")) {
				pci_no_msi();
Randy Dunlap's avatar
Randy Dunlap committed
2742 2743
			} else if (!strcmp(str, "noaer")) {
				pci_no_aer();
2744 2745
			} else if (!strcmp(str, "nodomains")) {
				pci_no_domains();
2746 2747 2748 2749
			} else if (!strncmp(str, "cbiosize=", 9)) {
				pci_cardbus_io_size = memparse(str + 9, &str);
			} else if (!strncmp(str, "cbmemsize=", 10)) {
				pci_cardbus_mem_size = memparse(str + 10, &str);
2750 2751 2752
			} else if (!strncmp(str, "resource_alignment=", 19)) {
				pci_set_resource_alignment_param(str + 19,
							strlen(str + 19));
2753 2754
			} else if (!strncmp(str, "ecrc=", 5)) {
				pcie_ecrc_get_policy(str + 5);
2755 2756 2757 2758
			} else if (!strncmp(str, "hpiosize=", 9)) {
				pci_hotplug_io_size = memparse(str + 9, &str);
			} else if (!strncmp(str, "hpmemsize=", 10)) {
				pci_hotplug_mem_size = memparse(str + 10, &str);
2759 2760 2761 2762
			} else {
				printk(KERN_ERR "PCI: Unknown option `%s'\n",
						str);
			}
Linus Torvalds's avatar
Linus Torvalds committed
2763 2764 2765
		}
		str = k;
	}
2766
	return 0;
Linus Torvalds's avatar
Linus Torvalds committed
2767
}
2768
early_param("pci", pci_setup);
Linus Torvalds's avatar
Linus Torvalds committed
2769 2770 2771

device_initcall(pci_init);

2772
EXPORT_SYMBOL(pci_reenable_device);
2773 2774
EXPORT_SYMBOL(pci_enable_device_io);
EXPORT_SYMBOL(pci_enable_device_mem);
Linus Torvalds's avatar
Linus Torvalds committed
2775
EXPORT_SYMBOL(pci_enable_device);
2776 2777
EXPORT_SYMBOL(pcim_enable_device);
EXPORT_SYMBOL(pcim_pin_device);
Linus Torvalds's avatar
Linus Torvalds committed
2778 2779 2780 2781 2782
EXPORT_SYMBOL(pci_disable_device);
EXPORT_SYMBOL(pci_find_capability);
EXPORT_SYMBOL(pci_bus_find_capability);
EXPORT_SYMBOL(pci_release_regions);
EXPORT_SYMBOL(pci_request_regions);
2783
EXPORT_SYMBOL(pci_request_regions_exclusive);
Linus Torvalds's avatar
Linus Torvalds committed
2784 2785
EXPORT_SYMBOL(pci_release_region);
EXPORT_SYMBOL(pci_request_region);
2786
EXPORT_SYMBOL(pci_request_region_exclusive);
2787 2788
EXPORT_SYMBOL(pci_release_selected_regions);
EXPORT_SYMBOL(pci_request_selected_regions);
2789
EXPORT_SYMBOL(pci_request_selected_regions_exclusive);
Linus Torvalds's avatar
Linus Torvalds committed
2790
EXPORT_SYMBOL(pci_set_master);
2791
EXPORT_SYMBOL(pci_clear_master);
Linus Torvalds's avatar
Linus Torvalds committed
2792
EXPORT_SYMBOL(pci_set_mwi);
Randy Dunlap's avatar
Randy Dunlap committed
2793
EXPORT_SYMBOL(pci_try_set_mwi);
Linus Torvalds's avatar
Linus Torvalds committed
2794
EXPORT_SYMBOL(pci_clear_mwi);
2795
EXPORT_SYMBOL_GPL(pci_intx);
Linus Torvalds's avatar
Linus Torvalds committed
2796 2797 2798 2799
EXPORT_SYMBOL(pci_set_dma_mask);
EXPORT_SYMBOL(pci_set_consistent_dma_mask);
EXPORT_SYMBOL(pci_assign_resource);
EXPORT_SYMBOL(pci_find_parent_resource);
2800
EXPORT_SYMBOL(pci_select_bars);
Linus Torvalds's avatar
Linus Torvalds committed
2801 2802 2803 2804

EXPORT_SYMBOL(pci_set_power_state);
EXPORT_SYMBOL(pci_save_state);
EXPORT_SYMBOL(pci_restore_state);
2805
EXPORT_SYMBOL(pci_pme_capable);
2806
EXPORT_SYMBOL(pci_pme_active);
Linus Torvalds's avatar
Linus Torvalds committed
2807
EXPORT_SYMBOL(pci_enable_wake);
2808
EXPORT_SYMBOL(pci_wake_from_d3);
2809
EXPORT_SYMBOL(pci_target_state);
2810 2811
EXPORT_SYMBOL(pci_prepare_to_sleep);
EXPORT_SYMBOL(pci_back_from_sleep);
Brian King's avatar
Brian King committed
2812
EXPORT_SYMBOL_GPL(pci_set_pcie_reset_state);
Linus Torvalds's avatar
Linus Torvalds committed
2813