Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
L
linux-davinci-2.6.23
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Redmine
Redmine
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Operations
Operations
Metrics
Environments
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
linux
linux-davinci-2.6.23
Commits
08eaabfc
Commit
08eaabfc
authored
Oct 26, 2005
by
Ilya A. Volynets-Evenbakh
Committed by
Ralf Baechle
Nov 07, 2005
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
O2 parport definitions
Signed-off-by:
Ralf Baechle
<
ralf@linux-mips.org
>
parent
6a4dea1d
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
25 additions
and
1 deletion
+25
-1
include/asm-mips/ip32/mace.h
include/asm-mips/ip32/mace.h
+25
-1
No files found.
include/asm-mips/ip32/mace.h
View file @
08eaabfc
...
@@ -147,6 +147,29 @@ struct mace_audio {
...
@@ -147,6 +147,29 @@ struct mace_audio {
}
chan
[
3
];
}
chan
[
3
];
};
};
/* register definitions for parallel port DMA */
struct
mace_parport
{
/* 0 - do nothing, 1 - pulse terminal count to the device after buffer is drained */
#define MACEPAR_CONTEXT_LASTFLAG BIT(63)
/* Should not cross 4K page boundary */
#define MACEPAR_CONTEXT_DATALEN_MASK 0xfff00000000
/* Can be arbitrarily aligned on any byte boundary on output, 64 byte aligned on input */
#define MACEPAR_CONTEXT_BASEADDR_MASK 0xffffffff
volatile
u64
context_a
;
volatile
u64
context_b
;
#define MACEPAR_CTLSTAT_DIRECTION BIT(0)
/* 0 - mem->device, 1 - device->mem */
#define MACEPAR_CTLSTAT_ENABLE BIT(1)
/* 0 - channel frozen, 1 - channel enabled */
#define MACEPAR_CTLSTAT_RESET BIT(2)
/* 0 - channel active, 1 - complete channel reset */
#define MACEPAR_CTLSTAT_CTXB_VALID BIT(3)
#define MACEPAR_CTLSTAT_CTXA_VALID BIT(4)
volatile
u64
cntlstat
;
/* Control/Status register */
#define MACEPAR_DIAG_CTXINUSE BIT(1)
#define MACEPAR_DIAG_DMACTIVE BIT(2)
/* 1 - Dma engine is enabled and processing something */
#define MACEPAR_DIAG_CTRMASK 0x3ffc
/* Counter of bytes left */
volatile
u64
diagnostic
;
/* RO: diagnostic register */
};
/* ISA Control and DMA registers */
/* ISA Control and DMA registers */
struct
mace_isactrl
{
struct
mace_isactrl
{
volatile
unsigned
long
ringbase
;
volatile
unsigned
long
ringbase
;
...
@@ -199,6 +222,7 @@ struct mace_isactrl {
...
@@ -199,6 +222,7 @@ struct mace_isactrl {
volatile
unsigned
long
_pad
[
0x2000
/
8
-
4
];
volatile
unsigned
long
_pad
[
0x2000
/
8
-
4
];
volatile
unsigned
long
dp_ram
[
0x400
];
volatile
unsigned
long
dp_ram
[
0x400
];
struct
mace_parport
parport
;
};
};
/* Keyboard & Mouse registers
/* Keyboard & Mouse registers
...
@@ -277,7 +301,7 @@ struct mace_perif {
...
@@ -277,7 +301,7 @@ struct mace_perif {
*/
*/
/* Parallel port */
/* Parallel port */
struct
mace_parallel
{
/* later... */
struct
mace_parallel
{
};
};
struct
mace_ecp1284
{
/* later... */
struct
mace_ecp1284
{
/* later... */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment