Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
L
linux-davinci
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Redmine
Redmine
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Operations
Operations
Metrics
Environments
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
linux
linux-davinci
Commits
edab56f4
Commit
edab56f4
authored
Mar 06, 2009
by
Paul Mundt
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
sh: multiple vectors per irq - sh7720.
Signed-off-by:
Paul Mundt
<
lethal@linux-sh.org
>
parent
56d604de
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
23 additions
and
45 deletions
+23
-45
arch/sh/kernel/cpu/sh3/setup-sh7720.c
arch/sh/kernel/cpu/sh3/setup-sh7720.c
+23
-45
No files found.
arch/sh/kernel/cpu/sh3/setup-sh7720.c
View file @
edab56f4
...
...
@@ -2,6 +2,7 @@
* SH7720 Setup
*
* Copyright (C) 2007 Markus Brunner, Mark Jonas
* Copyright (C) 2009 Paul Mundt
*
* Based on arch/sh/kernel/cpu/sh4/setup-sh7750.c:
*
...
...
@@ -26,17 +27,7 @@ static struct resource rtc_resources[] = {
.
flags
=
IORESOURCE_IO
,
},
[
1
]
=
{
/* Period IRQ */
.
start
=
21
,
.
flags
=
IORESOURCE_IRQ
,
},
[
2
]
=
{
/* Carry IRQ */
.
start
=
22
,
.
flags
=
IORESOURCE_IRQ
,
},
[
3
]
=
{
/* Alarm IRQ */
/* Shared Period/Carry/Alarm IRQ */
.
start
=
20
,
.
flags
=
IORESOURCE_IRQ
,
},
...
...
@@ -150,62 +141,49 @@ enum {
UNUSED
=
0
,
/* interrupt sources */
TMU0
,
TMU1
,
TMU2
,
RTC
_ATI
,
RTC_PRI
,
RTC_CUI
,
WDT
,
REF_RCMI
,
SIM
_ERI
,
SIM_RXI
,
SIM_TXI
,
SIM_TEND
,
TMU0
,
TMU1
,
TMU2
,
RTC
,
WDT
,
REF_RCMI
,
SIM
,
IRQ0
,
IRQ1
,
IRQ2
,
IRQ3
,
USBF_SPD
,
TMU_SUNI
,
IRQ5
,
IRQ4
,
DMAC1
_DEI0
,
DMAC1_DEI1
,
DMAC1_DEI2
,
DMAC1_DEI3
,
LCDC
,
SSL
,
ADC
,
DMAC2
_DEI4
,
DMAC2_DEI5
,
USBFI0
,
USBFI1
,
CMT
,
DMAC1
,
LCDC
,
SSL
,
ADC
,
DMAC2
,
USBFI
,
CMT
,
SCIF0
,
SCIF1
,
PINT07
,
PINT815
,
TPU
0
,
TPU1
,
TPU2
,
TPU3
,
IIC
,
SIOF0
,
SIOF1
,
MMC
I0
,
MMCI1
,
MMCI2
,
MMCI3
,
PCC
,
PINT07
,
PINT815
,
TPU
,
IIC
,
SIOF0
,
SIOF1
,
MMC
,
PCC
,
USBHI
,
AFEIF
,
H_UDI
,
/* interrupt groups */
TMU
,
RTC
,
SIM
,
DMAC1
,
USBFI
,
DMAC2
,
USB
,
TPU
,
MMC
,
};
static
struct
intc_vect
vectors
[]
__initdata
=
{
/* IRQ0->5 are handled in setup-sh3.c */
INTC_VECT
(
TMU0
,
0x400
),
INTC_VECT
(
TMU1
,
0x420
),
INTC_VECT
(
TMU2
,
0x440
),
INTC_VECT
(
RTC
_ATI
,
0x480
),
INTC_VECT
(
RTC
_PRI
,
0x4a0
),
INTC_VECT
(
RTC_CUI
,
0x4c0
),
INTC_VECT
(
SIM
_ERI
,
0x4e0
),
INTC_VECT
(
SIM_RXI
,
0x500
),
INTC_VECT
(
SIM
_TXI
,
0x520
),
INTC_VECT
(
SIM_TEND
,
0x540
),
INTC_VECT
(
TMU2
,
0x440
),
INTC_VECT
(
RTC
,
0x480
),
INTC_VECT
(
RTC
,
0x4a0
),
INTC_VECT
(
RTC
,
0x4c0
),
INTC_VECT
(
SIM
,
0x4e0
),
INTC_VECT
(
SIM
,
0x500
),
INTC_VECT
(
SIM
,
0x520
),
INTC_VECT
(
SIM
,
0x540
),
INTC_VECT
(
WDT
,
0x560
),
INTC_VECT
(
REF_RCMI
,
0x580
),
/* H_UDI cannot be masked */
INTC_VECT
(
TMU_SUNI
,
0x6c0
),
INTC_VECT
(
USBF_SPD
,
0x6e0
),
INTC_VECT
(
DMAC1
_DEI0
,
0x800
),
INTC_VECT
(
DMAC1
_DEI1
,
0x820
),
INTC_VECT
(
DMAC1_DEI2
,
0x840
),
INTC_VECT
(
DMAC1
_DEI3
,
0x860
),
INTC_VECT
(
LCDC
,
0x900
),
INTC_VECT
(
USBF_SPD
,
0x6e0
),
INTC_VECT
(
DMAC1
,
0x800
),
INTC_VECT
(
DMAC1
,
0x820
),
INTC_VECT
(
DMAC1
,
0x840
),
INTC_VECT
(
DMAC1
,
0x860
),
INTC_VECT
(
LCDC
,
0x900
),
#if defined(CONFIG_CPU_SUBTYPE_SH7720)
INTC_VECT
(
SSL
,
0x980
),
#endif
INTC_VECT
(
USBFI
0
,
0xa20
),
INTC_VECT
(
USBFI1
,
0xa40
),
INTC_VECT
(
USBFI
,
0xa20
),
INTC_VECT
(
USBFI
,
0xa40
),
INTC_VECT
(
USBHI
,
0xa60
),
INTC_VECT
(
DMAC2
_DEI4
,
0xb80
),
INTC_VECT
(
DMAC2_DEI5
,
0xba0
),
INTC_VECT
(
DMAC2
,
0xb80
),
INTC_VECT
(
DMAC2
,
0xba0
),
INTC_VECT
(
ADC
,
0xbe0
),
INTC_VECT
(
SCIF0
,
0xc00
),
INTC_VECT
(
SCIF1
,
0xc20
),
INTC_VECT
(
PINT07
,
0xc80
),
INTC_VECT
(
PINT815
,
0xca0
),
INTC_VECT
(
SIOF0
,
0xd00
),
INTC_VECT
(
SIOF1
,
0xd20
),
INTC_VECT
(
TPU
0
,
0xd80
),
INTC_VECT
(
TPU
1
,
0xda0
),
INTC_VECT
(
TPU2
,
0xdc0
),
INTC_VECT
(
TPU
3
,
0xde0
),
INTC_VECT
(
IIC
,
0xe00
),
INTC_VECT
(
MMC
I0
,
0xe80
),
INTC_VECT
(
MMCI1
,
0xea0
),
INTC_VECT
(
MMC
I2
,
0xec0
),
INTC_VECT
(
MMCI3
,
0xee0
),
INTC_VECT
(
SIOF1
,
0xd20
),
INTC_VECT
(
TPU
,
0xd80
),
INTC_VECT
(
TPU
,
0xda0
),
INTC_VECT
(
TPU
,
0xdc0
),
INTC_VECT
(
TPU
,
0xde0
),
INTC_VECT
(
IIC
,
0xe00
),
INTC_VECT
(
MMC
,
0xe80
),
INTC_VECT
(
MMC
,
0xea0
),
INTC_VECT
(
MMC
,
0xec0
),
INTC_VECT
(
MMC
,
0xee0
),
INTC_VECT
(
CMT
,
0xf00
),
INTC_VECT
(
PCC
,
0xf60
),
INTC_VECT
(
AFEIF
,
0xfe0
),
};
static
struct
intc_group
groups
[]
__initdata
=
{
INTC_GROUP
(
TMU
,
TMU0
,
TMU1
,
TMU2
),
INTC_GROUP
(
RTC
,
RTC_ATI
,
RTC_PRI
,
RTC_CUI
),
INTC_GROUP
(
SIM
,
SIM_ERI
,
SIM_RXI
,
SIM_TXI
,
SIM_TEND
),
INTC_GROUP
(
DMAC1
,
DMAC1_DEI0
,
DMAC1_DEI1
,
DMAC1_DEI2
,
DMAC1_DEI3
),
INTC_GROUP
(
USBFI
,
USBFI0
,
USBFI1
),
INTC_GROUP
(
DMAC2
,
DMAC2_DEI4
,
DMAC2_DEI5
),
INTC_GROUP
(
TPU
,
TPU0
,
TPU1
,
TPU2
,
TPU3
),
INTC_GROUP
(
MMC
,
MMCI0
,
MMCI1
,
MMCI2
,
MMCI3
),
};
static
struct
intc_prio_reg
prio_registers
[]
__initdata
=
{
{
0xA414FEE2UL
,
0
,
16
,
4
,
/* IPRA */
{
TMU0
,
TMU1
,
TMU2
,
RTC
}
},
{
0xA414FEE4UL
,
0
,
16
,
4
,
/* IPRB */
{
WDT
,
REF_RCMI
,
SIM
,
0
}
},
...
...
@@ -219,7 +197,7 @@ static struct intc_prio_reg prio_registers[] __initdata = {
{
0xA4080008UL
,
0
,
16
,
4
,
/* IPRJ */
{
0
,
USBHI
,
0
,
AFEIF
}
},
};
static
DECLARE_INTC_DESC
(
intc_desc
,
"sh7720"
,
vectors
,
groups
,
static
DECLARE_INTC_DESC
(
intc_desc
,
"sh7720"
,
vectors
,
NULL
,
NULL
,
prio_registers
,
NULL
);
void
__init
plat_irq_setup
(
void
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment