Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
L
linux-davinci
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Redmine
Redmine
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Operations
Operations
Metrics
Environments
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
linux
linux-davinci
Commits
beab375a
Commit
beab375a
authored
Jun 19, 2006
by
Ralf Baechle
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[MIPS] Treat CPUs with AR bit as physically indexed.
Signed-off-by:
Ralf Baechle
<
ralf@linux-mips.org
>
parent
92c7b62f
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
8 additions
and
3 deletions
+8
-3
arch/mips/mm/c-r4k.c
arch/mips/mm/c-r4k.c
+8
-3
No files found.
arch/mips/mm/c-r4k.c
View file @
beab375a
...
@@ -1009,7 +1009,12 @@ static void __init probe_pcache(void)
...
@@ -1009,7 +1009,12 @@ static void __init probe_pcache(void)
break
;
break
;
case
CPU_24K
:
case
CPU_24K
:
case
CPU_34K
:
case
CPU_34K
:
if
(
!
(
read_c0_config7
()
&
(
1
<<
16
)))
if
((
read_c0_config7
()
&
(
1
<<
16
)))
{
/* effectively physically indexed dcache,
thus no virtual aliases. */
c
->
dcache
.
flags
|=
MIPS_CACHE_PINDEX
;
break
;
}
default:
default:
if
(
c
->
dcache
.
waysize
>
PAGE_SIZE
)
if
(
c
->
dcache
.
waysize
>
PAGE_SIZE
)
c
->
dcache
.
flags
|=
MIPS_CACHE_ALIASES
;
c
->
dcache
.
flags
|=
MIPS_CACHE_ALIASES
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment