Skip to content

L
linux-davinci
Commit 9d360ab4 authored by Ralf Baechle's avatar Ralf Baechle
Browse files
Options

[MIPS] Alchemy: Renumber interrupts so irq_cpu can work. 

Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 820b2d85
Show whitespace changes
Inline Side-by-side
Showing with 373 additions and 342 deletions
include/asm-mips/mach-au1x00/au1000.h
View file @ 9d360ab4
...@@ -40,7 +40,9 @@ ...@@ -40,7 +40,9 @@
#include <linux/delay.h> #include <linux/delay.h>
#include <linux/types.h> #include <linux/types.h>
#include <asm/io.h> #include <asm/io.h>
#include <asm/irq.h>
/* cpu pipeline flush */ /* cpu pipeline flush */
void static inline au_sync(void) void static inline au_sync(void)
...@@ -523,63 +525,67 @@ extern struct au1xxx_irqmap au1xxx_irq_map[]; ...@@ -523,63 +525,67 @@ extern struct au1xxx_irqmap au1xxx_irq_map[];
/* Interrupt Numbers */ /* Interrupt Numbers */
/* Au1000 */ /* Au1000 */
#ifdef CONFIG_SOC_AU1000 #ifdef CONFIG_SOC_AU1000
#define AU1000_UART0_INT 0 enum soc_au1000_ints {
#define AU1000_UART1_INT 1 /* au1000 */ AU1000_FIRST_INT = MIPS_CPU_IRQ_BASE,
#define AU1000_UART2_INT 2 /* au1000 */ AU1000_UART0_INT = AU1000_FIRST_INT,
#define AU1000_UART3_INT 3 AU1000_UART1_INT, /* au1000 */
#define AU1000_SSI0_INT 4 /* au1000 */ AU1000_UART2_INT, /* au1000 */
#define AU1000_SSI1_INT 5 /* au1000 */ AU1000_UART3_INT,
#define AU1000_DMA_INT_BASE 6 AU1000_SSI0_INT, /* au1000 */
#define AU1000_TOY_INT 14 AU1000_SSI1_INT, /* au1000 */
#define AU1000_TOY_MATCH0_INT 15 AU1000_DMA_INT_BASE,
#define AU1000_TOY_MATCH1_INT 16
#define AU1000_TOY_MATCH2_INT 17 AU1000_TOY_INT = AU1000_FIRST_INT + 14,
#define AU1000_RTC_INT 18 AU1000_TOY_MATCH0_INT,
#define AU1000_RTC_MATCH0_INT 19 AU1000_TOY_MATCH1_INT,
#define AU1000_RTC_MATCH1_INT 20 AU1000_TOY_MATCH2_INT,
#define AU1000_RTC_MATCH2_INT 21 AU1000_RTC_INT,
#define AU1000_IRDA_TX_INT 22 /* au1000 */ AU1000_RTC_MATCH0_INT,
#define AU1000_IRDA_RX_INT 23 /* au1000 */ AU1000_RTC_MATCH1_INT,
#define AU1000_USB_DEV_REQ_INT 24 AU1000_RTC_MATCH2_INT,
#define AU1000_USB_DEV_SUS_INT 25 AU1000_IRDA_TX_INT, /* au1000 */
#define AU1000_USB_HOST_INT 26 AU1000_IRDA_RX_INT, /* au1000 */
#define AU1000_ACSYNC_INT 27 AU1000_USB_DEV_REQ_INT,
#define AU1000_MAC0_DMA_INT 28 AU1000_USB_DEV_SUS_INT,
#define AU1000_MAC1_DMA_INT 29 AU1000_USB_HOST_INT,
#define AU1000_I2S_UO_INT 30 /* au1000 */ AU1000_ACSYNC_INT,
#define AU1000_AC97C_INT 31 AU1000_MAC0_DMA_INT,
#define AU1000_GPIO_0 32 AU1000_MAC1_DMA_INT,
#define AU1000_GPIO_1 33 AU1000_I2S_UO_INT, /* au1000 */
#define AU1000_GPIO_2 34 AU1000_AC97C_INT,
#define AU1000_GPIO_3 35 AU1000_GPIO_0,
#define AU1000_GPIO_4 36 AU1000_GPIO_1,
#define AU1000_GPIO_5 37 AU1000_GPIO_2,
#define AU1000_GPIO_6 38 AU1000_GPIO_3,
#define AU1000_GPIO_7 39 AU1000_GPIO_4,
#define AU1000_GPIO_8 40 AU1000_GPIO_5,
#define AU1000_GPIO_9 41 AU1000_GPIO_6,
#define AU1000_GPIO_10 42 AU1000_GPIO_7,
#define AU1000_GPIO_11 43 AU1000_GPIO_8,
#define AU1000_GPIO_12 44 AU1000_GPIO_9,
#define AU1000_GPIO_13 45 AU1000_GPIO_10,
#define AU1000_GPIO_14 46 AU1000_GPIO_11,
#define AU1000_GPIO_15 47 AU1000_GPIO_12,
#define AU1000_GPIO_16 48 AU1000_GPIO_13,
#define AU1000_GPIO_17 49 AU1000_GPIO_14,
#define AU1000_GPIO_18 50 AU1000_GPIO_15,
#define AU1000_GPIO_19 51 AU1000_GPIO_16,
#define AU1000_GPIO_20 52 AU1000_GPIO_17,
#define AU1000_GPIO_21 53 AU1000_GPIO_18,
#define AU1000_GPIO_22 54 AU1000_GPIO_19,
#define AU1000_GPIO_23 55 AU1000_GPIO_20,
#define AU1000_GPIO_24 56 AU1000_GPIO_21,
#define AU1000_GPIO_25 57 AU1000_GPIO_22,
#define AU1000_GPIO_26 58 AU1000_GPIO_23,
#define AU1000_GPIO_27 59 AU1000_GPIO_24,
#define AU1000_GPIO_28 60 AU1000_GPIO_25,
#define AU1000_GPIO_29 61 AU1000_GPIO_26,
#define AU1000_GPIO_30 62 AU1000_GPIO_27,
#define AU1000_GPIO_31 63 AU1000_GPIO_28,
AU1000_GPIO_29,
AU1000_GPIO_30,
AU1000_GPIO_31,
};
#define UART0_ADDR 0xB1100000 #define UART0_ADDR 0xB1100000
#define UART1_ADDR 0xB1200000 #define UART1_ADDR 0xB1200000
...@@ -598,61 +604,65 @@ extern struct au1xxx_irqmap au1xxx_irq_map[]; ...@@ -598,61 +604,65 @@ extern struct au1xxx_irqmap au1xxx_irq_map[];
/* Au1500 */ /* Au1500 */
#ifdef CONFIG_SOC_AU1500 #ifdef CONFIG_SOC_AU1500
#define AU1500_UART0_INT 0 enum soc_au1500_ints {
#define AU1000_PCI_INTA 1 /* au1500 */ AU1500_FIRST_INT = MIPS_CPU_IRQ_BASE,
#define AU1000_PCI_INTB 2 /* au1500 */ AU1500_UART0_INT = AU1500_FIRST_INT,
#define AU1500_UART3_INT 3 AU1000_PCI_INTA, /* au1500 */
#define AU1000_PCI_INTC 4 /* au1500 */ AU1000_PCI_INTB, /* au1500 */
#define AU1000_PCI_INTD 5 /* au1500 */ AU1500_UART3_INT,
#define AU1000_DMA_INT_BASE 6 AU1000_PCI_INTC, /* au1500 */
#define AU1000_TOY_INT 14 AU1000_PCI_INTD, /* au1500 */
#define AU1000_TOY_MATCH0_INT 15 AU1000_DMA_INT_BASE,
#define AU1000_TOY_MATCH1_INT 16
#define AU1000_TOY_MATCH2_INT 17 AU1000_TOY_INT = AU1500_FIRST_INT + 14,
#define AU1000_RTC_INT 18 AU1000_TOY_MATCH0_INT,
#define AU1000_RTC_MATCH0_INT 19 AU1000_TOY_MATCH1_INT,
#define AU1000_RTC_MATCH1_INT 20 AU1000_TOY_MATCH2_INT,
#define AU1000_RTC_MATCH2_INT 21 AU1000_RTC_INT,
#define AU1500_PCI_ERR_INT 22 AU1000_RTC_MATCH0_INT,
#define AU1000_USB_DEV_REQ_INT 24 AU1000_RTC_MATCH1_INT,
#define AU1000_USB_DEV_SUS_INT 25 AU1000_RTC_MATCH2_INT,
#define AU1000_USB_HOST_INT 26 AU1500_PCI_ERR_INT,
#define AU1000_ACSYNC_INT 27 AU1000_USB_DEV_REQ_INT,
#define AU1500_MAC0_DMA_INT 28 AU1000_USB_DEV_SUS_INT,
#define AU1500_MAC1_DMA_INT 29 AU1000_USB_HOST_INT,
#define AU1000_AC97C_INT 31 AU1000_ACSYNC_INT,
#define AU1000_GPIO_0 32 AU1500_MAC0_DMA_INT,
#define AU1000_GPIO_1 33 AU1500_MAC1_DMA_INT,
#define AU1000_GPIO_2 34 AU1000_AC97C_INT = AU1500_FIRST_INT + 31,
#define AU1000_GPIO_3 35 AU1000_GPIO_0,
#define AU1000_GPIO_4 36 AU1000_GPIO_1,
#define AU1000_GPIO_5 37 AU1000_GPIO_2,
#define AU1000_GPIO_6 38 AU1000_GPIO_3,
#define AU1000_GPIO_7 39 AU1000_GPIO_4,
#define AU1000_GPIO_8 40 AU1000_GPIO_5,
#define AU1000_GPIO_9 41 AU1000_GPIO_6,
#define AU1000_GPIO_10 42 AU1000_GPIO_7,
#define AU1000_GPIO_11 43 AU1000_GPIO_8,
#define AU1000_GPIO_12 44 AU1000_GPIO_9,
#define AU1000_GPIO_13 45 AU1000_GPIO_10,
#define AU1000_GPIO_14 46 AU1000_GPIO_11,
#define AU1000_GPIO_15 47 AU1000_GPIO_12,
#define AU1500_GPIO_200 48 AU1000_GPIO_13,
#define AU1500_GPIO_201 49 AU1000_GPIO_14,
#define AU1500_GPIO_202 50 AU1000_GPIO_15,
#define AU1500_GPIO_203 51 AU1500_GPIO_200,
#define AU1500_GPIO_20 52 AU1500_GPIO_201,
#define AU1500_GPIO_204 53 AU1500_GPIO_202,
#define AU1500_GPIO_205 54 AU1500_GPIO_203,
#define AU1500_GPIO_23 55 AU1500_GPIO_20,
#define AU1500_GPIO_24 56 AU1500_GPIO_204,
#define AU1500_GPIO_25 57 AU1500_GPIO_205,
#define AU1500_GPIO_26 58 AU1500_GPIO_23,
#define AU1500_GPIO_27 59 AU1500_GPIO_24,
#define AU1500_GPIO_28 60 AU1500_GPIO_25,
#define AU1500_GPIO_206 61 AU1500_GPIO_26,
#define AU1500_GPIO_207 62 AU1500_GPIO_27,
#define AU1500_GPIO_208_215 63 AU1500_GPIO_28,
AU1500_GPIO_206,
AU1500_GPIO_207,
AU1500_GPIO_208_215,
};
/* shortcuts */ /* shortcuts */
#define INTA AU1000_PCI_INTA #define INTA AU1000_PCI_INTA
...@@ -675,63 +685,67 @@ extern struct au1xxx_irqmap au1xxx_irq_map[]; ...@@ -675,63 +685,67 @@ extern struct au1xxx_irqmap au1xxx_irq_map[];
/* Au1100 */ /* Au1100 */
#ifdef CONFIG_SOC_AU1100 #ifdef CONFIG_SOC_AU1100
#define AU1100_UART0_INT 0 enum soc_au1100_ints {
#define AU1100_UART1_INT 1 AU1100_FIRST_INT = MIPS_CPU_IRQ_BASE,
#define AU1100_SD_INT 2 AU1100_UART0_INT,
#define AU1100_UART3_INT 3 AU1100_UART1_INT,
#define AU1000_SSI0_INT 4 AU1100_SD_INT,
#define AU1000_SSI1_INT 5 AU1100_UART3_INT,
#define AU1000_DMA_INT_BASE 6 AU1000_SSI0_INT,
#define AU1000_TOY_INT 14 AU1000_SSI1_INT,
#define AU1000_TOY_MATCH0_INT 15 AU1000_DMA_INT_BASE,
#define AU1000_TOY_MATCH1_INT 16
#define AU1000_TOY_MATCH2_INT 17 AU1000_TOY_INT = AU1100_FIRST_INT + 14,
#define AU1000_RTC_INT 18 AU1000_TOY_MATCH0_INT,
#define AU1000_RTC_MATCH0_INT 19 AU1000_TOY_MATCH1_INT,
#define AU1000_RTC_MATCH1_INT 20 AU1000_TOY_MATCH2_INT,
#define AU1000_RTC_MATCH2_INT 21 AU1000_RTC_INT,
#define AU1000_IRDA_TX_INT 22 AU1000_RTC_MATCH0_INT,
#define AU1000_IRDA_RX_INT 23 AU1000_RTC_MATCH1_INT,
#define AU1000_USB_DEV_REQ_INT 24 AU1000_RTC_MATCH2_INT,
#define AU1000_USB_DEV_SUS_INT 25 AU1000_IRDA_TX_INT,
#define AU1000_USB_HOST_INT 26 AU1000_IRDA_RX_INT,
#define AU1000_ACSYNC_INT 27 AU1000_USB_DEV_REQ_INT,
#define AU1100_MAC0_DMA_INT 28 AU1000_USB_DEV_SUS_INT,
#define AU1100_GPIO_208_215 29 AU1000_USB_HOST_INT,
#define AU1100_LCD_INT 30 AU1000_ACSYNC_INT,
#define AU1000_AC97C_INT 31 AU1100_MAC0_DMA_INT,
#define AU1000_GPIO_0 32 AU1100_GPIO_208_215,
#define AU1000_GPIO_1 33 AU1100_LCD_INT,
#define AU1000_GPIO_2 34 AU1000_AC97C_INT,
#define AU1000_GPIO_3 35 AU1000_GPIO_0,
#define AU1000_GPIO_4 36 AU1000_GPIO_1,
#define AU1000_GPIO_5 37 AU1000_GPIO_2,
#define AU1000_GPIO_6 38 AU1000_GPIO_3,
#define AU1000_GPIO_7 39 AU1000_GPIO_4,
#define AU1000_GPIO_8 40 AU1000_GPIO_5,
#define AU1000_GPIO_9 41 AU1000_GPIO_6,
#define AU1000_GPIO_10 42 AU1000_GPIO_7,
#define AU1000_GPIO_11 43 AU1000_GPIO_8,
#define AU1000_GPIO_12 44 AU1000_GPIO_9,
#define AU1000_GPIO_13 45 AU1000_GPIO_10,
#define AU1000_GPIO_14 46 AU1000_GPIO_11,
#define AU1000_GPIO_15 47 AU1000_GPIO_12,
#define AU1000_GPIO_16 48 AU1000_GPIO_13,
#define AU1000_GPIO_17 49 AU1000_GPIO_14,
#define AU1000_GPIO_18 50 AU1000_GPIO_15,
#define AU1000_GPIO_19 51 AU1000_GPIO_16,
#define AU1000_GPIO_20 52 AU1000_GPIO_17,
#define AU1000_GPIO_21 53 AU1000_GPIO_18,
#define AU1000_GPIO_22 54 AU1000_GPIO_19,
#define AU1000_GPIO_23 55 AU1000_GPIO_20,
#define AU1000_GPIO_24 56 AU1000_GPIO_21,
#define AU1000_GPIO_25 57 AU1000_GPIO_22,
#define AU1000_GPIO_26 58 AU1000_GPIO_23,
#define AU1000_GPIO_27 59 AU1000_GPIO_24,
#define AU1000_GPIO_28 60 AU1000_GPIO_25,
#define AU1000_GPIO_29 61 AU1000_GPIO_26,
#define AU1000_GPIO_30 62 AU1000_GPIO_27,
#define AU1000_GPIO_31 63 AU1000_GPIO_28,
AU1000_GPIO_29,
AU1000_GPIO_30,
AU1000_GPIO_31,
};
#define UART0_ADDR 0xB1100000 #define UART0_ADDR 0xB1100000
#define UART1_ADDR 0xB1200000 #define UART1_ADDR 0xB1200000
...@@ -746,69 +760,73 @@ extern struct au1xxx_irqmap au1xxx_irq_map[]; ...@@ -746,69 +760,73 @@ extern struct au1xxx_irqmap au1xxx_irq_map[];
#endif /* CONFIG_SOC_AU1100 */ #endif /* CONFIG_SOC_AU1100 */
#ifdef CONFIG_SOC_AU1550 #ifdef CONFIG_SOC_AU1550
#define AU1550_UART0_INT 0 enum soc_au1550_ints {
#define AU1550_PCI_INTA 1 AU1550_FIRST_INT = MIPS_CPU_IRQ_BASE,
#define AU1550_PCI_INTB 2 AU1550_UART0_INT = AU1550_FIRST_INT,
#define AU1550_DDMA_INT 3 AU1550_PCI_INTA,
#define AU1550_CRYPTO_INT 4 AU1550_PCI_INTB,
#define AU1550_PCI_INTC 5 AU1550_DDMA_INT,
#define AU1550_PCI_INTD 6 AU1550_CRYPTO_INT,
#define AU1550_PCI_RST_INT 7 AU1550_PCI_INTC,
#define AU1550_UART1_INT 8 AU1550_PCI_INTD,
#define AU1550_UART3_INT 9 AU1550_PCI_RST_INT,
#define AU1550_PSC0_INT 10 AU1550_UART1_INT,
#define AU1550_PSC1_INT 11 AU1550_UART3_INT,
#define AU1550_PSC2_INT 12 AU1550_PSC0_INT,
#define AU1550_PSC3_INT 13 AU1550_PSC1_INT,
#define AU1000_TOY_INT 14 AU1550_PSC2_INT,
#define AU1000_TOY_MATCH0_INT 15 AU1550_PSC3_INT,
#define AU1000_TOY_MATCH1_INT 16 AU1000_TOY_INT,
#define AU1000_TOY_MATCH2_INT 17 AU1000_TOY_MATCH0_INT,
#define AU1000_RTC_INT 18 AU1000_TOY_MATCH1_INT,
#define AU1000_RTC_MATCH0_INT 19 AU1000_TOY_MATCH2_INT,
#define AU1000_RTC_MATCH1_INT 20 AU1000_RTC_INT,
#define AU1000_RTC_MATCH2_INT 21 AU1000_RTC_MATCH0_INT,
#define AU1550_NAND_INT 23 AU1000_RTC_MATCH1_INT,
#define AU1550_USB_DEV_REQ_INT 24 AU1000_RTC_MATCH2_INT,
#define AU1550_USB_DEV_SUS_INT 25
#define AU1550_USB_HOST_INT 26 AU1550_NAND_INT = AU1550_FIRST_INT + 23,
#define AU1000_USB_DEV_REQ_INT AU1550_USB_DEV_REQ_INT AU1550_USB_DEV_REQ_INT,
#define AU1000_USB_DEV_SUS_INT AU1550_USB_DEV_SUS_INT AU1000_USB_DEV_REQ_INT = AU1550_USB_DEV_REQ_INT,
#define AU1000_USB_HOST_INT AU1550_USB_HOST_INT AU1550_USB_DEV_SUS_INT,
#define AU1550_MAC0_DMA_INT 27 AU1000_USB_DEV_SUS_INT = AU1550_USB_DEV_SUS_INT,
#define AU1550_MAC1_DMA_INT 28 AU1550_USB_HOST_INT,
#define AU1000_GPIO_0 32 AU1000_USB_HOST_INT = AU1550_USB_HOST_INT,
#define AU1000_GPIO_1 33 AU1550_MAC0_DMA_INT,
#define AU1000_GPIO_2 34 AU1550_MAC1_DMA_INT,
#define AU1000_GPIO_3 35 AU1000_GPIO_0 = AU1550_FIRST_INT + 32,
#define AU1000_GPIO_4 36 AU1000_GPIO_1,
#define AU1000_GPIO_5 37 AU1000_GPIO_2,
#define AU1000_GPIO_6 38 AU1000_GPIO_3,
#define AU1000_GPIO_7 39 AU1000_GPIO_4,
#define AU1000_GPIO_8 40 AU1000_GPIO_5,
#define AU1000_GPIO_9 41 AU1000_GPIO_6,
#define AU1000_GPIO_10 42 AU1000_GPIO_7,
#define AU1000_GPIO_11 43 AU1000_GPIO_8,
#define AU1000_GPIO_12 44 AU1000_GPIO_9,
#define AU1000_GPIO_13 45 AU1000_GPIO_10,
#define AU1000_GPIO_14 46 AU1000_GPIO_11,
#define AU1000_GPIO_15 47 AU1000_GPIO_12,
#define AU1550_GPIO_200 48 AU1000_GPIO_13,
#define AU1500_GPIO_201_205 49 // Logical or of GPIO201:205 AU1000_GPIO_14,
#define AU1500_GPIO_16 50 AU1000_GPIO_15,
#define AU1500_GPIO_17 51 AU1550_GPIO_200,
#define AU1500_GPIO_20 52 AU1500_GPIO_201_205, /* Logical or of GPIO201:205 */
#define AU1500_GPIO_21 53 AU1500_GPIO_16,
#define AU1500_GPIO_22 54 AU1500_GPIO_17,
#define AU1500_GPIO_23 55 AU1500_GPIO_20,
#define AU1500_GPIO_24 56 AU1500_GPIO_21,
#define AU1500_GPIO_25 57 AU1500_GPIO_22,
#define AU1500_GPIO_26 58 AU1500_GPIO_23,
#define AU1500_GPIO_27 59 AU1500_GPIO_24,
#define AU1500_GPIO_28 60 AU1500_GPIO_25,
#define AU1500_GPIO_206 61 AU1500_GPIO_26,
#define AU1500_GPIO_207 62 AU1500_GPIO_27,
#define AU1500_GPIO_208_218 63 // Logical or of GPIO208:218 AU1500_GPIO_28,
AU1500_GPIO_206,
AU1500_GPIO_207,
AU1500_GPIO_208_218, /* Logical or of GPIO208:218 */
};
/* shortcuts */ /* shortcuts */
#define INTA AU1550_PCI_INTA #define INTA AU1550_PCI_INTA
...@@ -832,70 +850,74 @@ extern struct au1xxx_irqmap au1xxx_irq_map[]; ...@@ -832,70 +850,74 @@ extern struct au1xxx_irqmap au1xxx_irq_map[];
#endif /* CONFIG_SOC_AU1550 */ #endif /* CONFIG_SOC_AU1550 */
#ifdef CONFIG_SOC_AU1200 #ifdef CONFIG_SOC_AU1200
#define AU1200_UART0_INT 0 enum soc_au1200_ints {
#define AU1200_SWT_INT 1 AU1200_FIRST_INT = MIPS_CPU_IRQ_BASE,
#define AU1200_SD_INT 2 AU1200_UART0_INT = AU1200_FIRST_INT,
#define AU1200_DDMA_INT 3 AU1200_SWT_INT,
#define AU1200_MAE_BE_INT 4 AU1200_SD_INT,
#define AU1200_GPIO_200 5 AU1200_DDMA_INT,
#define AU1200_GPIO_201 6 AU1200_MAE_BE_INT,
#define AU1200_GPIO_202 7 AU1200_GPIO_200,
#define AU1200_UART1_INT 8 AU1200_GPIO_201,
#define AU1200_MAE_FE_INT 9 AU1200_GPIO_202,
#define AU1200_PSC0_INT 10 AU1200_UART1_INT,
#define AU1200_PSC1_INT 11 AU1200_MAE_FE_INT,
#define AU1200_AES_INT 12 AU1200_PSC0_INT,
#define AU1200_CAMERA_INT 13 AU1200_PSC1_INT,
#define AU1000_TOY_INT 14 AU1200_AES_INT,
#define AU1000_TOY_MATCH0_INT 15 AU1200_CAMERA_INT,
#define AU1000_TOY_MATCH1_INT 16 AU1000_TOY_INT,
#define AU1000_TOY_MATCH2_INT 17 AU1000_TOY_MATCH0_INT,
#define AU1000_RTC_INT 18 AU1000_TOY_MATCH1_INT,
#define AU1000_RTC_MATCH0_INT 19 AU1000_TOY_MATCH2_INT,
#define AU1000_RTC_MATCH1_INT 20 AU1000_RTC_INT,
#define AU1000_RTC_MATCH2_INT 21 AU1000_RTC_MATCH0_INT,
#define AU1200_NAND_INT 23 AU1000_RTC_MATCH1_INT,
#define AU1200_GPIO_204 24 AU1000_RTC_MATCH2_INT,
#define AU1200_GPIO_205 25
#define AU1200_GPIO_206 26 AU1200_NAND_INT = AU1200_FIRST_INT + 23,
#define AU1200_GPIO_207 27 AU1200_GPIO_204,
#define AU1200_GPIO_208_215 28 // Logical OR of 208:215 AU1200_GPIO_205,
#define AU1200_USB_INT 29 AU1200_GPIO_206,
#define AU1000_USB_HOST_INT AU1200_USB_INT AU1200_GPIO_207,
#define AU1200_LCD_INT 30 AU1200_GPIO_208_215, /* Logical OR of 208:215 */
#define AU1200_MAE_BOTH_INT 31 AU1200_USB_INT,
#define AU1000_GPIO_0 32 AU1000_USB_HOST_INT = AU1200_USB_INT,
#define AU1000_GPIO_1 33 AU1200_LCD_INT,
#define AU1000_GPIO_2 34 AU1200_MAE_BOTH_INT,
#define AU1000_GPIO_3 35 AU1000_GPIO_0,
#define AU1000_GPIO_4 36 AU1000_GPIO_1,
#define AU1000_GPIO_5 37 AU1000_GPIO_2,
#define AU1000_GPIO_6 38 AU1000_GPIO_3,
#define AU1000_GPIO_7 39 AU1000_GPIO_4,
#define AU1000_GPIO_8 40 AU1000_GPIO_5,
#define AU1000_GPIO_9 41 AU1000_GPIO_6,
#define AU1000_GPIO_10 42 AU1000_GPIO_7,
#define AU1000_GPIO_11 43 AU1000_GPIO_8,
#define AU1000_GPIO_12 44 AU1000_GPIO_9,
#define AU1000_GPIO_13 45 AU1000_GPIO_10,
#define AU1000_GPIO_14 46 AU1000_GPIO_11,
#define AU1000_GPIO_15 47 AU1000_GPIO_12,
#define AU1000_GPIO_16 48 AU1000_GPIO_13,
#define AU1000_GPIO_17 49 AU1000_GPIO_14,
#define AU1000_GPIO_18 50 AU1000_GPIO_15,
#define AU1000_GPIO_19 51 AU1000_GPIO_16,
#define AU1000_GPIO_20 52 AU1000_GPIO_17,
#define AU1000_GPIO_21 53 AU1000_GPIO_18,
#define AU1000_GPIO_22 54 AU1000_GPIO_19,
#define AU1000_GPIO_23 55 AU1000_GPIO_20,
#define AU1000_GPIO_24 56 AU1000_GPIO_21,
#define AU1000_GPIO_25 57 AU1000_GPIO_22,
#define AU1000_GPIO_26 58 AU1000_GPIO_23,
#define AU1000_GPIO_27 59 AU1000_GPIO_24,
#define AU1000_GPIO_28 60 AU1000_GPIO_25,
#define AU1000_GPIO_29 61 AU1000_GPIO_26,
#define AU1000_GPIO_30 62 AU1000_GPIO_27,
#define AU1000_GPIO_31 63 AU1000_GPIO_28,
AU1000_GPIO_29,
AU1000_GPIO_30,
AU1000_GPIO_31,
};
#define UART0_ADDR 0xB1100000 #define UART0_ADDR 0xB1100000
#define UART1_ADDR 0xB1200000 #define UART1_ADDR 0xB1200000
......
include/asm-mips/mach-db1x00/db1200.h
View file @ 9d360ab4
...@@ -184,26 +184,31 @@ static BCSR * const bcsr = (BCSR *)BCSR_KSEG1_ADDR; ...@@ -184,26 +184,31 @@ static BCSR * const bcsr = (BCSR *)BCSR_KSEG1_ADDR;
* External Interrupts for Pb1200 as of 8/6/2004. * External Interrupts for Pb1200 as of 8/6/2004.
* Bit positions in the CPLD registers can be calculated by taking * Bit positions in the CPLD registers can be calculated by taking
* the interrupt define and subtracting the DB1200_INT_BEGIN value. * the interrupt define and subtracting the DB1200_INT_BEGIN value.
* *example: IDE bis pos is = 64 - 64 *
ETH bit pos is = 65 - 64 * Example: IDE bis pos is = 64 - 64
* ETH bit pos is = 65 - 64
*/ */
#define DB1200_INT_BEGIN (AU1000_LAST_INTC1_INT + 1) enum external_pb1200_ints {
#define DB1200_IDE_INT (DB1200_INT_BEGIN + 0) DB1200_INT_BEGIN = AU1000_MAX_INTR + 1,
#define DB1200_ETH_INT (DB1200_INT_BEGIN + 1)
#define DB1200_PC0_INT (DB1200_INT_BEGIN + 2) DB1200_IDE_INT = DB1200_INT_BEGIN,
#define DB1200_PC0_STSCHG_INT (DB1200_INT_BEGIN + 3) DB1200_ETH_INT,
#define DB1200_PC1_INT (DB1200_INT_BEGIN + 4) DB1200_PC0_INT,
#define DB1200_PC1_STSCHG_INT (DB1200_INT_BEGIN + 5) DB1200_PC0_STSCHG_INT,
#define DB1200_DC_INT (DB1200_INT_BEGIN + 6) DB1200_PC1_INT,
#define DB1200_FLASHBUSY_INT (DB1200_INT_BEGIN + 7) DB1200_PC1_STSCHG_INT,
#define DB1200_PC0_INSERT_INT (DB1200_INT_BEGIN + 8) DB1200_DC_INT,
#define DB1200_PC0_EJECT_INT (DB1200_INT_BEGIN + 9) DB1200_FLASHBUSY_INT,
#define DB1200_PC1_INSERT_INT (DB1200_INT_BEGIN + 10) DB1200_PC0_INSERT_INT,
#define DB1200_PC1_EJECT_INT (DB1200_INT_BEGIN + 11) DB1200_PC0_EJECT_INT,
#define DB1200_SD0_INSERT_INT (DB1200_INT_BEGIN + 12) DB1200_PC1_INSERT_INT,
#define DB1200_SD0_EJECT_INT (DB1200_INT_BEGIN + 13) DB1200_PC1_EJECT_INT,
DB1200_SD0_INSERT_INT,
#define DB1200_INT_END (DB1200_INT_BEGIN + 15) DB1200_SD0_EJECT_INT,
DB1200_INT_END = DB1200_INT_BEGIN + 15,
};
/* For drivers/pcmcia/au1000_db1x00.c */ /* For drivers/pcmcia/au1000_db1x00.c */
......
include/asm-mips/mach-pb1x00/pb1200.h
View file @ 9d360ab4
...@@ -220,28 +220,32 @@ static BCSR * const bcsr = (BCSR *)BCSR_KSEG1_ADDR; ...@@ -220,28 +220,32 @@ static BCSR * const bcsr = (BCSR *)BCSR_KSEG1_ADDR;
* External Interrupts for Pb1200 as of 8/6/2004. * External Interrupts for Pb1200 as of 8/6/2004.
* Bit positions in the CPLD registers can be calculated by taking * Bit positions in the CPLD registers can be calculated by taking
* the interrupt define and subtracting the PB1200_INT_BEGIN value. * the interrupt define and subtracting the PB1200_INT_BEGIN value.
* *example: IDE bis pos is = 64 - 64 *
ETH bit pos is = 65 - 64 * Example: IDE bis pos is = 64 - 64
* ETH bit pos is = 65 - 64
*/ */
#define PB1200_INT_BEGIN (AU1000_LAST_INTC1_INT + 1) enum external_pb1200_ints {
#define PB1200_IDE_INT (PB1200_INT_BEGIN + 0) PB1200_INT_BEGIN = AU1000_MAX_INTR + 1,
#define PB1200_ETH_INT (PB1200_INT_BEGIN + 1)
#define PB1200_PC0_INT (PB1200_INT_BEGIN + 2) PB1200_IDE_INT = PB1200_INT_BEGIN,
#define PB1200_PC0_STSCHG_INT (PB1200_INT_BEGIN + 3) PB1200_ETH_INT,
#define PB1200_PC1_INT (PB1200_INT_BEGIN + 4) PB1200_PC0_INT,
#define PB1200_PC1_STSCHG_INT (PB1200_INT_BEGIN + 5) PB1200_PC0_STSCHG_INT,
#define PB1200_DC_INT (PB1200_INT_BEGIN + 6) PB1200_PC1_INT,
#define PB1200_FLASHBUSY_INT (PB1200_INT_BEGIN + 7) PB1200_PC1_STSCHG_INT,
#define PB1200_PC0_INSERT_INT (PB1200_INT_BEGIN + 8) PB1200_DC_INT,
#define PB1200_PC0_EJECT_INT (PB1200_INT_BEGIN + 9) PB1200_FLASHBUSY_INT,
#define PB1200_PC1_INSERT_INT (PB1200_INT_BEGIN + 10) PB1200_PC0_INSERT_INT,
#define PB1200_PC1_EJECT_INT (PB1200_INT_BEGIN + 11) PB1200_PC0_EJECT_INT,
#define PB1200_SD0_INSERT_INT (PB1200_INT_BEGIN + 12) PB1200_PC1_INSERT_INT,
#define PB1200_SD0_EJECT_INT (PB1200_INT_BEGIN + 13) PB1200_PC1_EJECT_INT,
#define PB1200_SD1_INSERT_INT (PB1200_INT_BEGIN + 14) PB1200_SD0_INSERT_INT,
#define PB1200_SD1_EJECT_INT (PB1200_INT_BEGIN + 15) PB1200_SD0_EJECT_INT,
PB1200_SD1_INSERT_INT,
#define PB1200_INT_END (PB1200_INT_BEGIN + 15) PB1200_SD1_EJECT_INT,
PB1200_INT_END (PB1200_INT_BEGIN + 15)
};
/* For drivers/pcmcia/au1000_db1x00.c */ /* For drivers/pcmcia/au1000_db1x00.c */
#define BOARD_PC0_INT PB1200_PC0_INT #define BOARD_PC0_INT PB1200_PC0_INT
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment