Commit 754cdc4a authored by Paul Walmsley's avatar Paul Walmsley Committed by Tony Lindgren

OMAP2 clock: add clk.prcm_mod field; annotate OMAP2xxx clocks

Add a "prcm_mod" field to the struct clk in OMAP2/3, and annotate each
OMAP2xxx real hardware clock controlled by the PRCM with the PRCM
module offset.  (A subsequent patch will annotate OMAP3 clocks.)

Add flags for this field that allow the registers to
be marked as existing in the PRM, CM, or System Control Module.

A subsequent patch will use this to simplify register addressing in the
struct clk.
Signed-off-by: default avatarPaul Walmsley <paul@pwsan.com>
Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
parent 7fa95e00
This diff is collapsed.
...@@ -86,6 +86,7 @@ struct clk { ...@@ -86,6 +86,7 @@ struct clk {
const char *name; const char *name;
struct clockdomain *ptr; struct clockdomain *ptr;
} clkdm; } clkdm;
s16 prcm_mod;
#else #else
__u8 rate_offset; __u8 rate_offset;
__u8 src_offset; __u8 src_offset;
...@@ -164,6 +165,13 @@ extern void clk_init_cpufreq_table(struct cpufreq_frequency_table **table); ...@@ -164,6 +165,13 @@ extern void clk_init_cpufreq_table(struct cpufreq_frequency_table **table);
#define RATE_IN_24XX (RATE_IN_242X | RATE_IN_243X) #define RATE_IN_24XX (RATE_IN_242X | RATE_IN_243X)
/*
* clk.prcm_mod flags (possible since only the top byte in clk.prcm_mod
* is significant)
*/
#define PRCM_MOD_ADDR_MASK 0xff00
#define CLK_REG_IN_PRM (1 << 0)
#define CLK_REG_IN_SCM (1 << 1)
/* CM_CLKSEL2_PLL.CORE_CLK_SRC options (24XX) */ /* CM_CLKSEL2_PLL.CORE_CLK_SRC options (24XX) */
#define CORE_CLK_SRC_32K 0 #define CORE_CLK_SRC_32K 0
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment