Commit 0db2b74e authored by Ralf Baechle's avatar Ralf Baechle

MIPS: Set S-cache linesize to 64-bytes for MTI's S-cache

Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 2e41f91d
...@@ -1013,6 +1013,7 @@ config BOOT_ELF32 ...@@ -1013,6 +1013,7 @@ config BOOT_ELF32
config MIPS_L1_CACHE_SHIFT config MIPS_L1_CACHE_SHIFT
int int
default "4" if MACH_DECSTATION || MIKROTIK_RB532 || PMC_MSP4200_EVAL default "4" if MACH_DECSTATION || MIKROTIK_RB532 || PMC_MSP4200_EVAL
default "6" if MIPS_CPU_SCACHE
default "7" if SGI_IP22 || SGI_IP27 || SGI_IP28 || SNI_RM || CPU_CAVIUM_OCTEON default "7" if SGI_IP22 || SGI_IP27 || SGI_IP28 || SNI_RM || CPU_CAVIUM_OCTEON
default "5" default "5"
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment