Skip to content

L
linux-davinci
Commit 0c11f655 authored by Mark Brown's avatar Mark Brown
Browse files
Options

ASoC: Fix FLL reference clock division setup in WM8993 

Signed-off-by: default avatarMark Brown <broonie@opensource.wolfsonmicro.com>
parent 8aa2df53
Show whitespace changes
Inline Side-by-side
Showing with 2 additions and 0 deletions
sound/soc/codecs/wm8993.c
View file @ 0c11f655
......@@ -345,8 +345,10 @@ static int fll_factors(struct _fll_div *fll_div, unsigned int Fref,
/* Fref must be <=13.5MHz */
div = 1;
fll_div->fll_clk_ref_div = 0;
while ((Fref / div) > 13500000) {
div *= 2;
fll_div->fll_clk_ref_div++;
if (div > 8) {
pr_err("Can't scale %dMHz input down to <=13.5MHz\n",
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment