Commit c0346379 authored by Russ Anderson's avatar Russ Anderson Committed by Tony Luck

[IA64] Force error to surface in nofault code

Montecito behaves slightly differently than previous processors,
resulting in the MCA due to a failed PIO read to sometimes surfacing
outside the nofault code.  Adding an additional or and stop bits
ensures the MCA surfaces in the nofault code.
Signed-off-by: default avatarRuss Anderson <rja@sgi.com>
Signed-off-by: default avatarTony Luck <tony.luck@intel.com>
parent eaf6c766
...@@ -21,7 +21,8 @@ ...@@ -21,7 +21,8 @@
xp_nofault_PIOR: xp_nofault_PIOR:
mov r8=r0 // Stage a success return value mov r8=r0 // Stage a success return value
ld8.acq r9=[r32];; // PIO Read the specified register ld8.acq r9=[r32];; // PIO Read the specified register
adds r9=1,r9 // Add to force a consume adds r9=1,r9;; // Add to force consumption
or r9=r9,r9;; // Or to force consumption
br.ret.sptk.many b0;; // Return success br.ret.sptk.many b0;; // Return success
.global xp_error_PIOR .global xp_error_PIOR
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment