Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
L
linux-davinci-2.6.23
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Redmine
Redmine
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Operations
Operations
Metrics
Environments
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
linux
linux-davinci-2.6.23
Commits
16109b3f
Commit
16109b3f
authored
Mar 20, 2006
by
Dave Airlie
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
intelfb: add p divisor increments for i9xx.
Signed-off-by:
Dave Airlie
<
airlied@linux.ie
>
parent
8492f081
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
7 additions
and
6 deletions
+7
-6
drivers/video/intelfb/intelfbhw.c
drivers/video/intelfb/intelfbhw.c
+7
-6
No files found.
drivers/video/intelfb/intelfbhw.c
View file @
16109b3f
...
...
@@ -49,6 +49,7 @@ struct pll_min_max {
int
min_p1
,
max_p1
;
int
min_vco_freq
,
max_vco_freq
;
int
p_transition_clock
;
int
p_inc_lo
,
p_inc_hi
;
};
#define PLLS_I8xx 0
...
...
@@ -56,8 +57,8 @@ struct pll_min_max {
#define PLLS_MAX 2
struct
pll_min_max
plls
[
PLLS_MAX
]
=
{
{
108
,
140
,
18
,
26
,
6
,
16
,
3
,
16
,
4
,
128
,
0
,
31
,
930000
,
1400000
,
165000
},
//I8xx
{
75
,
120
,
10
,
20
,
5
,
9
,
4
,
7
,
5
,
80
,
1
,
8
,
930000
,
2800000
,
200000
}
//I9xx
{
108
,
140
,
18
,
26
,
6
,
16
,
3
,
16
,
4
,
128
,
0
,
31
,
930000
,
1400000
,
165000
,
4
,
22
},
//I8xx
{
75
,
120
,
10
,
20
,
5
,
9
,
4
,
7
,
5
,
80
,
1
,
8
,
930000
,
2800000
,
200000
,
10
,
5
}
//I9xx
};
int
...
...
@@ -822,15 +823,15 @@ calc_pll_params(int index, int clock, u32 *retm1, u32 *retm2, u32 *retn, u32 *re
div_min
=
ROUND_UP_TO
(
plls
[
index
].
min_vco_freq
,
clock
)
/
clock
;
if
(
clock
<=
plls
[
index
].
p_transition_clock
)
p_inc
=
4
;
p_inc
=
plls
[
index
].
p_inc_lo
;
else
p_inc
=
2
;
p_inc
=
plls
[
index
].
p_inc_hi
;
p_min
=
ROUND_UP_TO
(
div_min
,
p_inc
);
p_max
=
ROUND_DOWN_TO
(
div_max
,
p_inc
);
if
(
p_min
<
plls
[
index
].
min_p
)
p_min
=
4
;
p_min
=
plls
[
index
].
min_p
;
if
(
p_max
>
plls
[
index
].
max_p
)
p_max
=
128
;
p_max
=
plls
[
index
].
max_p
;
DBG_MSG
(
"p range is %d-%d (%d)
\n
"
,
p_min
,
p_max
,
p_inc
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment